USN

Seventh Semester B.E. Degree Examination, Dec.2017/Jan.2018 VLSI Circuits and Design

Time: 3 hrs.

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

Note: Answer FIVE full questions, selecting at least TWO questions from each part.			
PART - A			
	MOS translator with		
1	a.		(06 Marks)
	1.	different V _{ds} voltages. Explain CMOS p-well fabrication process with neat diagrams	(09 Marks)
	b.	Common CMOS and historiar technologies	(05 Marks)
	c.	Compare Civios and biopolar technologies.	(00 1/2011)
2	a.	Show that pull-up to pull-down ratio for nMOS inverter driven thro' one or	more pass
2	a.	transistor is 8:1.	(08 Marks)
	b.	Explain Latch-up in CMOS circuits with relevant diagrams and waveforms.	(06 Marks)
	c.	Define MOS transistor trans-conductance and output conductance and derive exp	ression for
		g _m and g _{ds} .	(06 Marks)
3	a.	With relevant diagrams explain Lambda (x) based design rules as applicable to	wires and
		transistors.	(08 Marks)
	b.	Draw the circuit symbol and stick diagrams for CMOS inverter.	(05 Marks)
	c.	Draw the stick diagram and layout for nMOS shift register cell.	(07 Marks)
		and the second of the second o	\mathbf{g}_{λ} $\mathbf{w} = 2\lambda$
4	a.	What is sheet resistance? Calculate sheet resistance for transistor channel if $L = \frac{104.0}{100}$	(04 Marks)
		and n-channel $R_s = 10^4 \Omega/\text{square}$.	(04 Marks)
	b.	With schematic diagrams explain inverting and non inverting super buffers. Explain three different kinds of wiring capacitances.	(08 Marks)
	c.	Explain three different kinds of wiring capacitances.	(00 ::111115)
PART - B			
5	a.	Derive scaling factor for any ten device parameters.	(10 Marks)
5	b.	Discuss the limitation of scaling on interconnect and contact resistance.	(10 Marks)
	0.		
6	a.	Draw the stick diagram for 2-input CMOS NAND gate.	(05 Marks)
	b.	Explain in detail Pseudo- nMOS logic taking inverter as an example.	(07 Marks)
	c.	With block diagram and stick diagram explain the design approach of a parity	generator.
		Using nMOS logic.	(08 Marks)
			COC Manda
7	a.	Draw and explain combinational circuit to generate two phase clocking.	(06 Marks) (06 Marks)
	b.	Explain percharge bus concept with relevant diagrams.	(08 Marks)
	c.	Explain the operation of 4×4 cross bar switch with neat diagram.	(UG-IVIAI NS)
Ω	Low	Explain implementation of ALU functions with an adder using appropriate to	igures and
8	d.	expressions.	(10 Marks)
		CAPI COCIOTA	

a. Explain implementation of ALU functions with an adder using appropriate figures and expressions.

(10 Marks)

b. Draw the structure of multiplexer based adder logic with stored and buffered sum output and explain.

(10 Marks)

* * * * *