CBCS SCHEME

17EE35 USN Third Semester B.E. Degree Examination, Dec.2018/Jan.2019 **Digital System Design** Max. Marks: 100 Time: 3 hrs. Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Define canonical minterm form and canonical maxterm form. (05 Marks) 1 Compare between prime implicant and essential prime implecant. Indentify all the prime implecants and essential prime implecants of the following functions using k-map: (07 Marks) $f(a, b, c, d) = \pi_M (0, 2, 3, 8, 9, 10, 12, 14).$ c. Simplify the following boolean function using k-map, and implement by logic gates. $f(A, B, C, D, E) = \sum_{m} (3, 7, 10, 11, 12, 13, 14, 15, 17, 19, 21, 23, 25, 27, 28, 29, 31) +$ (08 Marks) $\Sigma_{\rm d}$ (2, 6, 26, 30) Convert the given boolean function into minterm canonical form. (05 Marks) $f(a, b, c) = (\overline{a} + b) (b + \overline{c}).$ Simplify the following boolean fuention using k-map $f(P, Q, R, S) = \sum_{m} (0, 2, 4, 5, 6, 8, 10, 15) + \sum_{d} (7, 13, 14).$ (07 Marks) Using Quine - McCluskey method, obtain a minimal SOP expression for $f(a, b, c, d) = \sum_{m} (2, 3, 4, 5, 13, 15) + \sum_{d} (8, 9, 10, 11).$ (08 Marks) Design two bit magnitude comparator and draw the logic diagram. (10 Marks) (05 Marks) Write a short note on encoders. b. (05 Marks) Design full adder using two numbers of 4:1 MUX. (10 Marks) Explain look ahead carry adder. a. Implement following multiple output function using IC74138 and external gates. (05 Marks) F_1 (A, B, C) = \sum_m (1, 4, 5, 7) and F_2 (A, B, C) = π_m (2, 3, 6, 7). (05 Marks) Design 16:1 multiplexer using 8:1 MUX. Module-3 Explain the working of master slave JK flip-flops with functional table and timing diagram. 5 (08 Marks) Show how race around condition is overcome. (05 Marks) Obtain characteristic equation of SR flip-flop. Explain working of 3-bit binary ripple counter with the suitable logic and timing diagram. (07 Marks) OR (05 Marks) Convert JK flip-flop to D flip flop. 6 a. Explain the 4 modes of operation of shift register with suitable logic diagram and truth table. (08 Marks) (07 Marks) Design MOD – 6 synchronous counter using D flip-flop.

Module-4

7 a. Analyze the following sequential circuit given in Fig Q7(a) and obtain excitation, transition and state table. Also write the state diagram.




Fig Q7(a)

(12 Marks)

b. Design a synchronous counter with the sequence 0, 1, 3, 7, 6, 4, 0 using JK flip-flop. (08 Marks)

OR

8 a. Design a clocked sequential circuit that operates according to the state diagram shown in Fig Q8 (a) implement the circuit using D flip flop.




Fig Q8(a)

(12 Marks)

b. With the help of block diagram explain Mealy and Moore model in a sequential circuit analysis. Give the example circuits. (08 Marks)

Module-5

9 a. Write the comparison between VHDL and verilog.

(08 Marks)

b. Explain the various data types available in VHDL.

(06 Marks)

c. Write HDL code of a 2 × 1 multiplexer – VHDL.

(06 Marks)

OR

- a. Write a data flow description for a full adder with active high enable in both VHDL and verilog.

 (08 Marks)
 - b. Explain shift and rotate operators in HDL with an example.

(08 Marks)

Explain the structure of verilog module.

(04 Marks)