CRCS Schame

USN		CMRIT LIBRARY BANGALORE - 568 027	15EC53
		Fifth Semester B.E. Degree Examination, June/July 2018	
		Verilog HDL	
Tin	ne: 3	3 hrs. Max. M	arks: 80
		Note: Answer any FIVE full questions, choosing one full question from each mod	dule.
	1	(6) V	
1	0	Explain briefly the typical design flow for design of VLSI circuits.	(08 Marks)
1	a. b.	Explain the 4 bit ripple carry counter with block diagram and design hierarchy.	(08 Marks)
		OR	
2	a.	Explain briefly the two different design methodologies.	(08 Marks)
2	b.	What is an instance? Explain module instantiation with an example.	(08 Marks)
		Module-2	
3	a.	Explain the following data types in verilog with an example for each:	
		i) Nets ii) Registers iii) Memories iv) Parameters	(08 Marks
	b. (Explain monitoring, stopping and finishing in a simulation and also compiler dire	ctives. (08 Marks)
,		OŘ	
A	(5)	Write a note on following lexical conventions used in verilog:	
	a.	i) Operators ii) Identifiers and keywords	
\$7		iii) Escaped identifiers iv) Strings	(08 Marks)
	b.	Explain different methods of connecting ports to external signals.	(08 Marks)
		Module-3	
5	a.	Explain the following operators used in verilog with an example i) Logical ii) Replication iii) Shift iv) Conditional	(08 Marks
	i.	i) Logical ii) Replication iii) Shift iv) Conditional Write the verilog code and stimulus for gate level 4:1 multiplexer with their logic	,
	b.	Write the verilog code and stimulus for gate level 4.1 many relies with size 2.5	(08 Marks
		OR OR	
6	a.	Write the gate level description for 4 bit ripple carry full adder.	(06 Marks
	b.	Define bufif/notif and write gate instantiation of bufif, notif gates. Define implicit continous assignment delay and net declaration delay with an exa	(04 Marks
	c.	Define implicit continous assignment delay and not declaration delay with an exa	(06 Marks
		Module-4	
7	a.	Explain blocking and non-blocking assignments in behavioural description with a	an example
	h	Explain structured procedures in behavioural description with example.	(08 Marks (08 Marks
	b.		(00 1.2
0		OR Explain different types of event based timing control in verilog.	(08 Marks
8	a. b.	Explain with an example the two types of blocks in verilog behavioural description	
	υ.	Explain with an example of the state of the	(08 Marks
		Module-5	/00 = = =
9	a.	Explain the synthesis process with a block diagram.	(08 Marks
	h	Explain the attributes in VHDL with examples.	(08 Marks



a. Explain simulate the post fit design implementation in VHDL.b. Explain different scalar types in VHDL. (08 Marks) 10 (08 Marks)

