

USN

17EC33

# Third Semester B.E. Degree Examination, June/July 2019 Analog Electronics

Time: 3 hrs.


Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

## Module-1

- a. Draw the graphical symbol and r<sub>e</sub>-equivalent circuit for the common Emitter and common base configuration including the effect of r<sub>o</sub>. (06 Marks)
  - b. Write the expression for Z<sub>i</sub>, Z<sub>o</sub> and A<sub>v</sub> of a voltage divider configuration using AC equivalent circuit with r<sub>e</sub> model, [with bypassed R<sub>E</sub>], for a BJT amplifier. (08 Marks)
  - c. For the circuit shown in Fig.Q.1(c), determine Z<sub>i</sub>, Z<sub>o</sub> and A<sub>v</sub>.

(06 Marks)



OR

2 a. Draw the circuit diagram of Darlington amplifier and find DC parameters  $I_{C_2}$  and  $V_{CE_2}$ .

(06 Marks)

b. Derive the expression for Z<sub>i</sub>, Z<sub>o</sub> and A<sub>v</sub> for common emitter fixed bias configuration using (08 Marks)

approximate hybrid equivalent circuit. (08 Marks) c. Determine input impedance, output impedance and voltage gain of emitter follower, where  $V_{CC} = 12V$ ,  $R_B = 220 \text{ K}\Omega$ ,  $R_E = 3.3 \text{ K}\Omega$ ,  $\beta = 100 \text{ and } r_0 = \infty \Omega$ . Use  $r_e$  model. (06 Marks)

Module-2

- a. Describe the construction and working principle of n-channel JFET. (06 Marks)
   b. Derive the expression for Z<sub>i</sub>, Z<sub>o</sub> and A<sub>v</sub> using AC equivalent circuit for JFET common-gate (08 Marks)
  - configuration. c. For the FET amplifier show in Fig.Q.3(c). Calculate  $Z_i$ ,  $Z_o$  and  $A_v$  with the effect of  $r_d$ .

$$V_{1} = \frac{1000F}{1000F} = \frac{1500F}{1000F} = \frac{$$

Fig.Q.3(c)

(06 Marks)

### OR

4 a. Draw and explain the drain and transfer characteristic of n-channel depletion MOSFET.

(06 Marks)

- b. Write the ac equivalent circuit for FET self biased configuration and determine Z<sub>i</sub>, Z<sub>o</sub> and A<sub>v</sub> [with Rs bypassed). (08 Marks)
- c. Give the comparison between JFET and MOSFET.

(06 Marks)

Module-3

- 5 a. Draw the single RC coupled BJT amplifier and derive the expression for lower cut-off frequencies due to coupling capacitors Cs and Cc. (10 Marks)
  - b. What is miller effect? Prove that Miller effect input capacitance is  $C_{mi} = (1 A_v)C_f$  and out miller effect capacitance is  $C_{mo} = \left(1 \frac{1}{A_v}\right)C_f$ . (10 Marks)

OR

- 6 a. Draw the high frequency ac equivalent circuit for FET amplifier and derive f<sub>Hi</sub> and f<sub>Ho</sub>.

  (10 Marks)
  - b. Derive the expression for overall higher cut-off frequency for a multistage amplifier.

    (05 Marks)
  - c. An amplifier consists of 3 identical stages in cascade, the bandwidth of overall-amplifier extends from 20Hz to 20kHz. Find the bandwidth of individual stages. (05 Marks)

## Module-4

- 7 a. Draw the block diagrams of the following feedback connections types:
  - i) Voltage-series feedback
  - ii) Voltage-shunt feedback
  - iii) Current-series feedback
  - iv) Current-shunt feedback

CMRTT LIBRARY RANGALORE - 560 037

- b. Draw the circuit diagram of FET phase shift oscillator and explain the operation. Write the expression for the frequency of oscillations.

  (08 Marks)
- c. In a Colpitts oscillator,  $C_1 = C_2 = C$  and  $L = 100 \mu H$ . The frequency of oscillations is 500kHz. Determine the value of C. (04 Marks)

#### OR

- 8 a. With block diagram of voltage shunt feedback connection type, obtain the expression for input impedance. (08 Marks)
  - b. With the help of neat circuit diagram, explain the operation of transistor Hartley oscillator write the expression for the frequency of oscillations. (08 Marks)
  - c. A crystal has the following parameter L=0.334H,  $C_m=1pF$ , C=0.065pF and  $R=5.5K\Omega$ . Find the series and parallel resonant frequency. (04 Marks)

Module-5

- 9 a. Explain the operation of series-fed class-A power amplifier and show that maximum conversion efficiency is 25%. (08 Marks)
  - b. A single transistor amplifier with transformer coupled load produces harmonic amplitudes in the output as  $B_0 = 1.5 \text{mA}$ ,  $B_1 = 120 \text{mA}$ ,  $B_2 = 10 \text{mA}$ ,  $B_3 = 4 \text{mA}$ ,  $B_4 = 2 \text{mA}$  and  $B_5 = 1 \text{mA}$ 
    - i) Determine the percentage total harmonic distortion.
    - ii) Assume a second identical transistor is used along with a suitable transformer to provide pushpull operation. Use the above harmonic amplitudes to find the new total harmonic distortion.

      (06 Marks)
  - c. Draw the block diagram of shunt voltage regulator and explain the individual blocks.

(06 Marks)

- 10 a. What is harmonic distortion? Explain the three point method of calculating the second harmonic distortion. (06 Marks)
  - b. A class-B push-pull amplifier operating with  $V_{CC} = 25 \text{V}$  provides a 22V peak signal to an  $8\Omega$  load. Find: i) Peak load current ii) dc current drawn from the supply 11P iii) DC power iv) ac power v) Efficiency. (06 Marks)
  - c. Draw the block diagram of series voltage regulator and explain the operation. Also find the o/p voltage and the zener current for the series regulator shown in Fig.Q.10(c). (08 Marks)




Fig.Q.10(c)