


**Scheme Of Evaluation**  
**Internal Assessment Test 1 – Sept.2019**



Sub:	Analog and Digital Electronics					Code:	18CS33		
Date:	09/09/2019	Duration:	90mins	Max Marks:	50	Sem:	III	Branch:	ISE

Note: Answer Any Five Questions

Question #	Description	Marks Distribution		Max Marks
1	a) Find the minimum SOP and the minimum POS for each function: $F(a, b, c, d) = \Pi M (0, 1, 6, 8, 11, 12)$ <ul style="list-style-type: none"> <li>Using K-Map for SOP form, calculate minimum SOP</li> <li>Using K-Map for POS form, calculate minimum POS</li> </ul>	$2.5M \times 2$	5M	10 M
	b) $F(a, b, c, d) = \Sigma m (1, 3, 4, 11) + \Sigma d (2, 7, 8, 12, 14, 15)$ <ul style="list-style-type: none"> <li>Using K-Map for SOP form, calculate minimum SOP</li> <li>Using K-Map for POS form, calculate minimum POS</li> </ul>	$2.5M \times 2$	5M	
2	Find a minimum SOP solution using Quine McCluskey method $F(a, b, c, d) = \Sigma m (2, 3, 4, 7, 9, 11, 12, 13, 14) + \Sigma d (1, 10, 15)$ <ul style="list-style-type: none"> <li>Grouping minterms based on index and Identifying prime implicants</li> <li>Preparing Prime Implicant chart</li> <li>Identifying Essential PI</li> <li>Obtaining a minimum solution</li> </ul>	4M 2M 2M 2M	10M	10 M
3	Find all minimum SOP solutions for the function using Petrick's method $F(a, b, c, d) = \Sigma m (0, 3, 4, 5, 7, 9, 11, 13)$ <ul style="list-style-type: none"> <li>Grouping minterms based on index and</li> </ul>	4M 2M 2M	10M	10 M

		Identifying PI and preparing PI chart <ul style="list-style-type: none"> <li>Eliminating Essential PI and its corresponding minterms and obtaining logic function P in terms of rows P1, P2, etc in PI chart</li> <li>Solving for P using Boolean theorems</li> <li>Identifying all possible minimum solutions for given function from solution of P.</li> </ul>	2M		
4	a)	Using the method of map-entered variables, use 4-variable maps to find a minimum SOP expression for: $F(A, B, C, D, E) = \sum m(0, 4, 6, 13, 14) + \sum d(2, 9) + E(m_1 + m_{12})$ <ul style="list-style-type: none"> <li>K-Map for given function</li> <li>K-Map for E=0</li> <li>Obtain MS0</li> <li>K-Map for E=1</li> <li>Obtain MS1</li> <li>Obtain final minimum solution</li> </ul>	2M 2M 1M	5M	10 M
	b)	$Z(A, B, C, D, E, F, G) = \sum m(2, 5, 6, 9) + \sum d(1, 3, 4, 13, 14) + E(m_{11} + m_{12}) + Fm_{10} + Gm_0$ <ul style="list-style-type: none"> <li>K-Map for given function</li> <li>K-Map for E=0, F=0, G=0</li> <li>Obtain MS0</li> <li>K-Map for E=1</li> <li>Obtain MS1</li> <li>K-Map for F=1</li> <li>Obtain MS2</li> <li>K-Map for G=1</li> <li>Obtain MS3</li> <li>Obtain final minimum solution</li> </ul>	1M x 5	5M	
5	a)	In the circuit shown below, assume the inverters have a delay of 1 ns and the other gates have a delay of 2 ns. Initially A = B = C = 0 and D = 1; C changes to 1 at time 2 ns. Draw a timing diagram showing the glitch corresponding to the hazard. <ul style="list-style-type: none"> <li>Show timing diagrams for all inputs</li> <li>Obtain timing diagrams for intermediate outputs</li> <li>Obtain timing diagram for output and showing the hazard</li> </ul>	2M x 3	6M	10 M

	<p>b) Identify the hazard as per the circuit given below. Modify the circuit so that it is hazard-free.</p>  <ul style="list-style-type: none"> <li>• Identify the type of hazard</li> <li>• Obtain the circuit expression with hazard</li> <li>• Draw the circuit with hazard and mark the hazard in it</li> <li>• Obtain the hazard free expression and draw the corresponding circuit diagram</li> </ul>	1M x 4	4M	
6	<p>a) Show how two 2:1 multiplexers (with no added gates) could be connected to form a 3:1 MUX. Input selection should be as follows: If <math>AB = 00</math>, select <math>I_0</math> If <math>AB = 01</math>, select <math>I_1</math> If <math>AB = 1-</math> (<math>B</math> is a don't care), select <math>I_2</math>.</p> <ul style="list-style-type: none"> <li>• Show the implementation with necessary details</li> </ul> <p>b) Implement AND gate and OR gate using 2:1 MUX</p> <ul style="list-style-type: none"> <li>• Implement AND gate using 2:1 MUX</li> <li>• Implement OR gate using 2:1 MUX</li> </ul>	2M	2M	10M
2M x 2	4M			

	<p>c) Using four-valued logic, find A, B, C, D, E, F, G and H from the below circuit:</p>  <ul style="list-style-type: none"> <li>Starting with A = Z and B = 0, obtain all others based on four-valued simulation logic</li> </ul>	0.5M x 8	4M	
7	<p>a) What do you mean by hazards in combinational logic? What are the different types of hazards? Explain.</p> <ul style="list-style-type: none"> <li>Description of hazards</li> <li>3 types of hazards</li> <li>Description of each type with diagram/example</li> </ul>	2M x 3	6M	
	<p>b) Obtain the timing diagram for the circuit shown below. Assume that the AND gate has a delay of 10 ns and the OR gate has a delay of 5 ns.</p>  <ul style="list-style-type: none"> <li>Show timing diagram of V</li> <li>Show timing diagrams of Z</li> </ul>	2M x 2	4M	10 M
8	<p>Write the truth table for Binary to Gray code converter and realize the same using four 8:1 multiplexers.</p> <ul style="list-style-type: none"> <li>Binary to Gray code conversion using truth table</li> </ul>	4M 2M 4M	10M	10 M

	<ul style="list-style-type: none"> <li>• Implementation table for G3, G2, G1 and G0</li> <li>• Obtain all 8 inputs to be given to each 8:1 MUX for G3, G2, G1 and G0 and implementation of four 8:1 multiplexers giving the above obtained inputs</li> </ul>		
--	--	--	--

### SOLUTIONS

1	Find the minimum SOP and the minimum POS for each function:
(a)	$F(a, b, c, d) = \prod M(0, 1, 6, 8, 11, 12)$
(b)	$F(a, b, c, d) = \sum m(1, 3, 4, 11) + \sum d(2, 7, 8, 12, 14, 15)$

1 a)  $F(a, b, c, d) = \prod M(0, 1, 6, 8, 11, 12)$

To find minimum POS,

		$c+d$	$c+d$	$\bar{c}+d$	$\bar{c}+d$
$a+b$	0	0	1	1	2
$a\bar{b}$	1	1	1	1	6
$\bar{a}+b$	0	1	1	1	14
$\bar{a}\bar{b}$	0	1	0	1	10

$F = (a+b+c)(\bar{a}+c+d)$   
 $(a+\bar{b}+\bar{c}+d)(\bar{a}+b+\bar{c}+d)$

To find minimum SOP

		$\bar{c}\bar{d}$	$\bar{c}d$	$cd$	$c\bar{d}$
$\bar{a}\bar{b}$	0	0	1	1	
$\bar{a}b$	1	1	1	0	
$ab$	0	1	1	1	
$a\bar{b}$	0	1	0	1	

Rearranging  
 $F = bd + \bar{a}\bar{b}\bar{c} + a\bar{c}d + \bar{a}\bar{b}c + a\bar{c}\bar{d}$

b)  $F(a, b, c, d) = \sum m(1, 3, 4, 11) + \sum d(2, 7, 8, 12, 14, 15)$

		$\bar{c}\bar{d}$	$\bar{c}d$	$cd$	$c\bar{d}$
$\bar{a}\bar{b}$	0	1	1	X	2
$\bar{a}b$	1	0	X	0	6
$ab$	X	0	X	X	14
$a\bar{b}$	X	0	1	0	10

$F = \bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}d + cd$   
 (Minimum SOP)

		$c+d$	$c+d$	$\bar{c}+d$	$\bar{c}+d$
$a+b$	0	1	1	X	2
$a\bar{b}$	1	0	X	0	6
$\bar{a}+b$	X	0	X	X	14
$\bar{a}\bar{b}$	X	0	1	0	10

$F = (b+d)(\bar{b}+\bar{d})(\bar{c}+e)$   
 $(\bar{b}+\bar{c})$  or  $(\bar{c}+d)$



2	Find a minimum SOP solution using Quine McCluskey method
	$F(a, b, c, d) = \sum m(2, 3, 4, 7, 9, 11, 12, 13, 14) + \sum d(1, 10, 15)$

2.  $F(a, b, c, d) = \sum m(2, 3, 4, 7, 9, 11, 12, 13, 14) + \sum d(1, 10, 15)$

Column 0	Column 1	Column 2
2 1 0001 ✓	Index 1 1 0001 ✓	(1,3) 00-1 ✓
2 0010 ✓	2 0010 ✓	(1,9) -001 ✓
3 0011 ✓	4 0100 ✓	(2,3) 001- ✓
4 0100 ✓	Index 2 3 0011 ✓	(2,10) -010 ✓
7 0111 ✓	9 1001 ✓	<u>(4,12) -100</u> - I
9 1001 ✓	10 1010 ✓	(3,7) 0-11 ✓
10 1010 ✓	12 1100 ✓	(3,11) -011 ✓
11 1011 ✓	Index 3 7 0111 ✓	(9,11) 10-1 ✓
12 1100 ✓	11 1011 ✓	(9,13) 1-01 ✓
13 1101 ✓	13 1101 ✓	(10,11) 101- ✓
14 1110 ✓	14 1110 ✓	(10,14) 1-10 ✓
15 1111 ✓	Index 4 15 1111 ✓	(12,13) 110- ✓
		(12,14) 11-0 ✓
		(7,15) -111 ✓
		(11,15) 1-11 ✓
		(13,15) 11-1 ✓
		(14,15) 111- ✓

Column 3:

1,3,9,11 -0-1 } II	
1,9,3,11 -0-1 } II	
2,3,10,11 -01- } III	
2,10,3,11 -01- } III	
3,7,11,15 --11 } IV	
3,11,7,15 --11 } IV	
9,11,13,15 1--1 } V	
9,13,11,15 1--1 } V	
10,11,14,15 1-1- } VI	
10,14,11,15 1-1- } VI	
12,13,14,15 11-- } VII	
12,14,13,15 11-- } VII	

PIs:

4,12 -100	$B\bar{C}\bar{D}$
1,3,9,11 -0-1	$\bar{B}D$
2,3,10,11 -01-	$\bar{B}C$
3,7,11,15 --11	$CD$
9,11,13,15 1--1	$AD$
10,11,14,15 1-1-	$AC$
12,13,14,15 11--	$AB$

PI chart.

PIs	$m_2$	$m_3$	$m_4$	$m_7$	$m_9$	$m_{11}$	$m_{12}$	$m_{13}$	$m_{14}$
$B\bar{C}\bar{D}$ 4,12			(X)				X		
$\bar{B}D$ 1,3,9,11		X			X	X			
$\bar{B}c$ 2,3,10,11	(X)	X				X			
$CD$ 3,7,11,15		X		(X)		X			
$AD$ 9,11,13,15					X	X		X	
$AC$ 10,11,14,15						X			X
$AB$ 12,13,14,15							X	X	X

Essential PIs  $\rightarrow B\bar{C}\bar{D}, \bar{B}c, CD$ .

These 3 terms together cover minterms 2,3,4,7,11 & 12.

Remaining minterms to be covered are 9,13 & 14.

$\therefore$  We should select a minimum no. of PIs that cover these 3.

1) 9 can be covered by  $\bar{B}D$  or  $AD$ . We select  $AD$  as this term covers both 9 and 13.

2) Now, only 14 is left. This can be covered by  $AC$  or  $AB$ .

We can choose any one of these.

$\therefore$  Minimum SOP solution is

$$B\bar{C}\bar{D} + \bar{B}c + CD + AD + AC$$

or

$$B\bar{C}\bar{D} + \bar{B}c + CD + AD + AB$$

3	Find all minimum SOP solutions for the function using Petrick's method
	$F(a, b, c, d) = \sum m(0, 3, 4, 5, 7, 9, 11, 13)$

3.  $F(a, b, c, d) = \sum m(0, 3, 4, 5, 7, 9, 11, 13)$

Column 0		Column 1		Column 2	
0	0000 ✓	Index 0	0 0000 ✓	0,4	0-00
3	0011 ✓	Index 1	4 0100 ✓	4,5	010-
4	0100 ✓	Index 2	3 0011 ✓	3,7	0-11
5	0101 ✓		5 0101 ✓	3,11	-011
7	0111 ✓		9 1001 ✓	5,7	01-1
9	1001 ✓	Index 3	7 0111 ✓	5,13	-101
11	1011 ✓		11 1011 ✓	9,11	10-1
13	1101 ✓		13 1101 ✓	9,13	1-01

All are PIs.

PIs

0,4	0-00	$\bar{A}\bar{C}\bar{D}$
4,5	010-	$\bar{A}B\bar{C}$
3,7	0-11	$\bar{A}CD$
3,11	-011	$B\bar{C}D$
5,7	01-1	$\bar{A}BD$
5,13	-101	$B\bar{C}D$
9,11	10-1	$A\bar{B}D$
9,13	1-01	$A\bar{C}D$

PI chart

PIs	m <sub>0</sub>	m <sub>3</sub>	m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>9</sub>	m <sub>11</sub>	m <sub>13</sub>	
$\bar{A}\bar{C}\bar{D}$ 0,4 <sup>EPI</sup>	⊗		x						
$A\bar{B}\bar{C}$ 4,5			x	x					P <sub>1</sub>
$\bar{A}CD$ 3,7		x			x				P <sub>2</sub>
$B\bar{C}D$ 3,11		x					x		P <sub>3</sub>
$\bar{A}BD$ 5,7				x	x				P <sub>4</sub>
$B\bar{C}D$ 5,13				x				x	P <sub>5</sub>
$A\bar{B}D$ 9,11						x	x		P <sub>6</sub>
$A\bar{C}D$ 9,13						x		x	P <sub>7</sub>



$\bar{A}\bar{C}\bar{D}$  is an essential PI. It covers minterms 0 and 4.

So only <sup>the</sup> remaining PIs need to be considered in Petrick's method to cover minterms 3, 5, 7, 9, 11 & 13. Naming them as  $P_1, P_2, \dots, P_7$ .

$$\therefore P = (P_2 + \bar{P}_3)(P_1 + P_4 + P_5)(P_2 + P_4)(P_6 + \bar{P}_7) \\ (P_3 + \bar{P}_6)(P_5 + P_7)$$

$$\begin{aligned} &= (P_2 + P_3)(P_2 + P_4) \Rightarrow P_2 + P_3 P_4 \\ &(P_6 + P_7)(P_5 + P_3) \Rightarrow P_6 + P_3 P_7 \end{aligned}$$

$$\therefore P = \cancel{(P_3 + P_2 P_6)} \cancel{(P_1 + P_5 P_6)} \cancel{(P_1 + P_4 + P_5)} \cancel{(P_2 + P_4)} \\ (P_1 + P_4 + P_5)(P_5 + P_7) \Rightarrow P_5 + P_1 P_7 + P_4 P_7$$

$$\therefore P = (P_2 + P_3 P_4)(P_6 + P_3 P_7)(P_5 + P_1 P_7 + P_4 P_7)$$

$$= (P_2 P_6 + P_2 P_3 P_7 + P_3 P_4 P_6 + P_3 P_4 P_7)(P_5 + P_1 P_7 + P_4 P_7)$$

$$= \cancel{P_2 P_5 P_6} + P_2 P_3 P_5 P_7 + P_3 P_4 P_5 P_6 + \cancel{P_3 P_4 P_5 P_7} + \\ P_1 P_2 P_6 P_7 + P_1 P_2 P_3 P_7 + \cancel{P_1 P_3 P_4 P_6 P_7} + \cancel{P_1 P_3 P_4 P_7} + \\ P_2 P_4 P_6 P_7 + \cancel{P_2 P_3 P_4 P_7} + \cancel{P_3 P_4 P_6 P_7} + \underline{P_3 P_4 P_7}$$

$$= P_2 P_5 P_6 \text{ (1)} + P_3 P_4 P_7 \text{ (2)} + P_2 P_3 P_5 P_7 \text{ (3)} + P_3 P_4 P_5 P_6 \text{ (4)}$$

$P_1 P_2 P_6 P_7 + P_1 P_2 P_3 P_7 + P_2 P_4 P_6 P_7$   
 ⑤                      ⑥                      ⑦

⇒ 7 possible solutions.  
 Out of these 7, ① and ② are minimum solutions.

i,  $P_2 P_5 P_6 \rightarrow \bar{A}CD + B\bar{C}D + A\bar{B}D + \bar{A}\bar{C}\bar{D}$   
 j,  $P_3 P_4 P_7 \rightarrow \bar{B}CD + \bar{A}BD + A\bar{C}D + \bar{A}\bar{C}\bar{D}$

Essential Prime Implicant

4	Using the method of map-entered variables, use 4-variable maps to find a minimum SOP expression for:
(a)	$F(A, B, C, D, E) = \sum m(0, 4, 6, 13, 14) + \sum d(2, 9) + E(m_{11} + m_{12})$
(b)	$Z(A, B, C, D, E, F, G) = \sum m(2, 5, 6, 9) + \sum d(1, 3, 4, 13, 14) + E(m_{11} + m_{12}) + Fm_{10} + Gm_0$

6.24 (MEV)  
 (a)  $F(A, B, C, D, E) = \sum m(0, 4, 6, 13, 14) + \sum d(2, 9) + E(m_{11} + m_{12})$

		$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1 0	E 1	0 3	X 2	
$\bar{A}B$	1 4	0 5	0 7	1 6	
$AB$	E 12	1 13	0 15	1 14	
$A\bar{B}$	0 8	X 9	0 11	0 10	

① When  $E = 0$

AB	CD			
	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	1	0	0	X
$\bar{A}B$	1	0	0	0
$A\bar{B}$	0	1	0	1
$AB$	0	X	0	0

$$\therefore MS_0 = \bar{A}\bar{D} + A\bar{C}D + B\bar{C}\bar{D}$$

② When  $E = 1$

AB	CD			
	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	X	1	0	X
$\bar{A}B$	X	0	0	X
$A\bar{B}$	1	X	0	X
$AB$	0	X	0	0

$$\therefore MS_1 = E\bar{A}\bar{B}\bar{C} / \bar{B}\bar{C}DE + AB\bar{C}\bar{E} / B\bar{C}\bar{D}E$$

$$\therefore F = MS_0 + MS_1$$

$$= \bar{A}\bar{D} + A\bar{C}D + B\bar{C}\bar{D} + (\bar{A}\bar{B}\bar{C}\bar{E} / \bar{B}\bar{C}DE) + (AB\bar{C}\bar{E} / B\bar{C}\bar{D}E)$$

(b)  $Z(A, B, C, D, E, F, G) = \sum m(2, 5, 6, 9) + \sum d(1, 3, 4,$

$13, 14) + E(m_{11} + m_{12}) + F m_{10} + G m_0$

KIEV 13

AB	CD			
	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	G <sub>0</sub>	X <sub>1</sub>	X <sub>3</sub>	1 <sub>2</sub>
$\bar{A}B$	X <sub>4</sub>	1 <sub>5</sub>	0 <sub>7</sub>	1 <sub>6</sub>
$A\bar{B}$	E <sub>12</sub>	X <sub>13</sub>	0 <sub>15</sub>	X <sub>14</sub>
$AB$	0 <sub>8</sub>	1 <sub>9</sub>	E <sub>11</sub>	F <sub>10</sub>

+  $\overline{BCD}$

① When  $E = F = G = 0$

		$\overline{CD}$			
		$\overline{CD}$	$\overline{CD}$	$\overline{CD}$	$\overline{CD}$
$\overline{AB}$	0	x	x	1	
$\overline{AB}$	x	1	0	1	
$AB$	0	x	0	x	
$AB$	0	1	0	0	

$$MS_0 = \overline{CD} + \overline{ACD}$$

② When  $E = 1, F = G = 0$

0	x	x	x
x	x	0	x
1	x	0	x
0	x	1	0

$$MS_1 = \overline{BDE} + \overline{BCE} / \overline{BDE}$$

③ When  $F = 1, E = G = 0$

0	x	x	x
x	x	0	x
0	x	0	x
0	x	0	1

$$MS_2 = \overline{CDF}$$

$\overline{CE} / \overline{BCDE}$

④ When  $G = 1, E = F = 0$

1	x	x	x
x	x	0	x
0	x	0	x
0	x	0	0



$$MS_3 = \overline{ABG} / \overline{ACG} / \overline{ADG}$$


4,  
10 +  $Gm_0$

$$\therefore Z = \overline{CD} + \overline{ACD} + \overline{BDE} + (\overline{BCE} / \overline{BDE}) + \overline{CDF} + (\overline{ABG} / \overline{ACG} / \overline{ADG})$$



- 5 (a) In the circuit shown below, assume the inverters have a delay of 1 ns and the other gates have a delay of 2 ns. Initially  $A = B = C = 0$  and  $D = 1$ ;  $C$  changes to 1 at time 2 ns. Draw a timing diagram showing the glitch corresponding to the hazard.
- (b) Identify the hazard as per the circuit given below. Modify the circuit so that it is hazard-free.







We can eliminate the 0-hazards by looping additional prime implicants that cover the adjacent 0s that are not already covered by a common loop. In this case, it would require 3 additional loops and they correspond to  $(A+B+\bar{D})$ ,  $(\bar{A}+B+D)$  &  $(\bar{A}+B+\bar{D})$ .

∴ The resulting eqn is:


$$H = (\bar{A}+C)(\bar{C}+B)(C+\bar{D})(A+B+\bar{D})(\bar{A}+B+D)(\bar{A}+B+\bar{D})$$



← Hazard free circuit

6 (a)	<p>Show how two 2:1 multiplexers (with no added gates) could be connected to form a 3:1 MUX. Input selection should be as follows:          If <math>AB = 00</math>, select <math>I_0</math>          If <math>AB = 01</math>, select <math>I_1</math>          If <math>AB = 1-</math> (<math>B</math> is a don't care), select <math>I_2</math>.</p>
(b)	<p>Implement AND gate and OR gate using 2:1 MUX</p>
(c)	<p>Using four-valued logic, find A, B, C, D, E, F, G and H from the below circuit:</p> 

6. a)



When  $A = 0$ , 1st i/p of MUX 1 will be routed to o/p, Z.  $Y$  in turn depends on value of  $B$ .


① Now, if  $B = 0$ ,  $I_0$  will be routed through  $Y$  to  $Z$ .  
 i.e., Now  $AB = 00$ , so  $Z = I_0$ .

② If  $B = 1$ ,  $I_1$  will be routed through  $Y$  to  $Z$ . ∴  $AB = 01$ , so  $Z = I_1$ .

③ If  $A = 1$ , and i/p of MUX 1, i.e.,  $I_2$  will be routed to  $Z$ .  
 i.e.,  $AB = 1-$ , ∴  $Z = I_2$ .

6.b) AND gate using 2:1 MUX

x	y	f
0	0	0
0	1	0
1	0	0
1	1	1




Here, we have expressed o/p of AND gate (f) in terms of i/p.

If select line x is 0, f is independent of y, and f is always 0. So 1st i/p to MUX is 0.

If select line x is 1, f is same as y. So 2nd i/p to MUX is y.

OR gate using 2:1 MUX

x	y	f
0	0	0
0	1	1
1	0	1
1	1	1




x is the select line and f is expressed in terms of y.

When x = 0, f = y. So 1st i/p to MUX is y.

When x = 1, f = 1 irrespective of y. ∴ 2nd i/p to MUX is 1.



6. c)



A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

(no connection) E

A	B	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

For NAND gate, if any 1 i/p is 0, o/p is 1.


∴ G is 1

For NOR gate, if any 1 i/p is 1, o/p is 0.

∴ H is 0

7 (a) What do you mean by hazards in combinational logic? What are the different types of hazards? Explain.

(b) Obtain the timing diagram for the circuit shown below. Assume that the AND gate has a delay of 10 ns and the OR gate has a delay of 5 ns.




Ans: When the input to a combinational circuit changes, unwanted switching transients may appear in the output. These transients occur when different paths from input to output have different propagation delays. This leads to Hazards in Combinational Logic.

Different types of Hazards are

- ① Static 1 Hazard
- ② Static 0 Hazard
- ③ Dynamic Hazard.


Static 1 Hazard:

① If, in response to any single input change and for combination of propagation delays, a circuit output may momentarily go to 0 when it should remain a constant. Then we say that circuit has a Static 1 Hazard.




② Static 0 Hazard:

If the output may momentarily go to 1 when it should remain a 0, we say that the circuit has a Static 0 Hazard.




### ③ Dynamic Hazard:

If, when the output is supposed to change from 0 to 1 or 1 to 0, the output may change three or more times. Then we say that the circuit has a dynamic hazard.



Dynamic Hazard.




8

Write the truth table for Binary to Gray code converter and realize the same using four 8:1 multiplexers.

Binary				Gray			
$B_3$	$B_2$	$B_1$	$B_0$	$G_3$	$G_2$	$G_1$	$G_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Implementation table for  $G_3$  :


	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{B}_3$	0	0	0	0	0	0	0	0
$B_3$	1	1	1	1	1	1	1	1
	$B_3$	$B_3$	$B_3$	$B_3$	$B_3$	$B_3$	$B_3$	$B_3$






Implementation table for  $G_2$ :

	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{B}_3$	0	0	0	0	1	1	1	1
$B_3$	1	1	1	1	0	0	0	0
	$B_3$	$B_3$	$B_3$	$B_3$	$\bar{B}_3$	$\bar{B}_3$	$\bar{B}_3$	$\bar{B}_3$



Implementation table for  $G_1$ :

	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{B}_3$	0	0	1	1	1	1	0	0
$B_3$	0	0	1	1	1	1	0	0
	0	0	1	1	1	1	0	0



Implementation table for  $G_0$ :

	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{B}_3$	0	1	1	0	0	1	1	0
$B_3$	0	1	1	0	0	1	1	0
	0	1	1	0	0	1	1	0

