




Internal Assessment Test 1 – Sep-2019									
Sub:	Analog and Digital Electronics				Sub Code:	18CS33	Branch:	CSE	
Date:	09/09/19	Duration:	90 mins	Max Marks:	50	Sem/Sec:	3 <sup>rd</sup> /A,B,C		OBE
<u>Answer any FIVE FULL Questions</u>							MARK S	CO	RB T
<p><b>1.</b></p> <p><b>i. Define</b></p> <ol style="list-style-type: none"> <li><b>1. Implicants</b></li> <li><b>2. Prime Implicants</b></li> <li><b>3. Essential Prime implicants</b></li> <li><b>4. Selective prime implicants</b></li> </ol> <p>Answer:</p> <ol style="list-style-type: none"> <li><b>1. Implicants:</b> Implicant is a product/minterm term in Sum of Products (SOP) or sum/maxterm term in Product of Sums (POS) of a Boolean function. E.g., consider a boolean function, <math>F = AB + ABC + BC</math>. Implicants are AB, ABC and BC.</li> <li><b>2. Prime Implicants:</b> A group of square or rectangle made up of bunch of adjacent minterms which is allowed by definition of K-Map are called <b>prime implicants(PI)</b> i.e. all possible groups formed in K-Map.</li> </ol> <div style="text-align: center;">  <p style="color: green; font-weight: bold;">No. of Prime Implicants = 3</p> </div> <ol style="list-style-type: none"> <li><b>3. Essential Prime Implicants</b> These are those subcubes(groups) which cover atleast one minterm that can't be covered by any other prime implicant. <b>Essential prime implicants (EPI)</b> are those prime implicants which always appear in final solution.</li> </ol> <div style="text-align: center;">  <p style="color: green; font-weight: bold;">No. of Essential Prime Implicants = 2</p> </div> <ol style="list-style-type: none"> <li><b>4. SelectivePrimeImplicants</b> The prime implicants for which are neither essential nor redundant prime implicants are called <b>selective prime implicants(SPI)</b>. These are also known as non-essential prime implicants. They may appear in some solution or may not appear in some solution.</li> </ol>							[2+4]	CO3	L1,L3




No. of Selective Prime Implicants = 2

ii. Plot the following function on a Karnaugh map. (Do not expand to min term form before plotting.)

$$F(A,B,C,D) = BD' + B'CD + ABC + ABC'D + B'D'$$

Find the minimum sum of products.

Answer:



1.b. Find the minimum sum-of-products expression for each function. Underline the essential prime implicants in your answer and tell which min term makes each one essential.


$$f(A,B,C,D) = m(0, 1, 3, 5, 6, 7, 11, 12, 14)$$

Answer:

[4]

CO3

L3



Minimum Sum of products expression

$$= \bar{B}CD + AB\bar{D} + \bar{A}BC + \bar{A}\bar{B}\bar{C} + \bar{A}D$$

All are essential prime implicant because each from 1 to 5 one of the minterm covered by only single prime implicant

2

2. A switching circuit has two control inputs (C1 and C2), two data inputs (X1 and X2), and one output (Z). The circuit performs logic operations on the two data inputs, as shown in this table:

C1	C2	Function
0	0	$X1X2$
0	1	$X1 \oplus X2$
1	0	$X1 + X2$
1	1	$X1 - X2$

i. Derive a truth table for Z.

ii. Use a Karnaugh map to find a minimum OR-AND gate circuit to realize Z.

Answer:


[10]

CO3

L3

Ans:	$C_1$	$C_2$	$X_1$	$X_2$	$Z$
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	1	0
3	0	0	1	0	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	1


$$Z(C_1, C_2, X_1, X_2) = \sum_m (3, 5, 6, 9, 10, 11, 12, 15)$$



$$Z(C_1, C_2, X_1, X_2) = \bar{C}_2 X_1 X_2 + C_1 \bar{C}_2 X_2 + C_1 \bar{C}_2 X_1 + C_1 X_1 X_2 + \bar{C}_1 C_2 \bar{X}_1 X_2 + \bar{C}_1 C_2 X_1 \bar{X}_2 + C_1 C_2 \bar{X}_1 \bar{X}_2$$

Circuit Realization Using AND-OR logic.

$$Z(C_1, C_2, X_1, X_2) = \bar{C}_2 X_1 X_2 + C_1 \bar{C}_2 X_2 + C_1 \bar{C}_2 X_1 + C_1 X_1 X_2 + \bar{C}_1 C_2 \bar{X}_1 X_2 + \bar{C}_1 C_2 X_1 \bar{X}_2 + C_1 C_2 \bar{X}_1 \bar{X}_2$$



$C_1$	$C_2$	$X_1$	$X_2$	$Z$
0	0	0	0	0
0	0	0	1	0
0	0	1	1	0
0	0	1	0	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

3. For this function, find a minimum sum-of-products solution, using the Quine-McCluskey method. Find prime implicant and essential prime implicant using prime implicant chart.

$$f(A,B,C,D) = m(3, 4, 6, 7, 8, 9, 11, 13, 14) + d(2, 5, 15)$$

Answer:

Decima 1 Equiva lent	A	B	C	D	F
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	X
3	0	0	1	1	<b>1</b>
4	0	1	0	0	<b>1</b>
5	0	1	0	1	X
6	0	1	1	0	<b>1</b>
7	0	1	1	1	<b>1</b>
8	1	0	0	0	<b>1</b>
9	1	0	0	1	<b>1</b>
10	1	0	1	0	0
11	1	0	1	1	<b>1</b>
12	1	1	0	0	0
13	1	1	0	1	<b>1</b>
14	1	1	1	0	<b>1</b>
15	1	1	1	1	X

[10]

CO3

L3

Input		First Comparasion		Second Comparasion	
0		0		0	
1	m4 0100 m8 1000 d2 0010	1	( 6 , 4 ) 01-0 ( 5 , 4 ) 010- ( 9 , 8 ) 100- ( 3 , 2 ) 001- ( 6 , 2 ) 0-10	1	( 7 , 5 , 6 , 4 ) 01-- ( 7 , 6 , 3 , 2 ) 0-1-
2	m3 0011 m6 0110 m9 1001 d5 0101	2	( 7 , 3 ) 0-11 ( 11 , 3 ) -011 ( 7 , 6 ) 011- ( 14 , 6 ) -110 ( 11 , 9 ) 10-1 ( 13 , 9 ) 1-01 ( 7 , 5 ) 01-1 ( 13 , 5 ) -101	2	( 15 , 11 , 7 , 3 ) --11 ( 15 , 14 , 7 , 6 ) -11- ( 15 , 13 , 11 , 9 ) 1--1 ( 15 , 13 , 7 , 5 ) -1-1
3	m7 0111 m11 1011 m13 1101 m14 1110	3	( 15 , 7 ) -111 ( 15 , 11 ) 1-11 ( 15 , 13 ) 11-1 ( 15 , 14 ) 111-		
4	d15 1111				

### Prime Implicants

( 7 , 5 , 6 , 4 ) 01--  
 ( 7 , 6 , 3 , 2 ) 0-1-  
 ( 15 , 11 , 7 , 3 ) --11  
 ( 15 , 14 , 7 , 6 ) -11-  
 ( 15 , 13 , 11 , 9 ) 1--1  
 ( 15 , 13 , 7 , 5 ) -1-1

( 9 , 8 ) 100-

### Coverage Table

	01--	0-1-	--11	-11-	1--1	-1-1	100-
3		X	X				
4	x						
6	X	X		X			
7	X	X	X	X		X	
8							x
9					X		X

11			X		X		
13					X	X	
14				x			

**Prime implicant chart.**

**Essential Prime Implicants**

Prime Implicant	Minterm Group	m3	m4	m6	m7	m8	m9	m11	m13	m14
$A\bar{B}\bar{C}$	(8,9)					(X)	X			
$\bar{A}C$	(2,3,6,7)	X		X	X					
$\bar{A}B$	(4,5,6,7)		(X)	X	X					
$CD$	(8,9,11,15)	X			X			X		
$BD$	(5,7,13,15)				X				X	
$BC$	(6,7,14,15)			X	X					(X)
$\bar{A}D$	(9,11,13,15)						X	X	X	

**Step 5:** Add Prime Implicants to minimum expression of  $f$  until all minterms are covered.

$f_{min}(A,B,C,D) = A\bar{B}\bar{C} + \bar{A}B + BC$

Using these 3 ~~Prime~~ Essential Prime Implicants 6 out of 9 minterms are covered i.e.,  $m_4, m_6, m_7, m_8, m_9, m_{14}$ . Hence,  $m_3, m_{11},$  &  $m_{13}$  are uncovered.

Thus to cover all the minterms we have to add two extra Prime Implicants from the Prime Implicant Chart. Therefore the result is

$f(A,B,C,D) = A\bar{B}\bar{C} + \bar{A}B + BC + \bar{A}C + AD$   
 or,  
 $A\bar{B}\bar{C} + \bar{A}B + BC + AD + CD$   
 or,  
 $A\bar{B}\bar{C} + \bar{A}B + BC + BD + CD$

4. Using the method of map-entered variables, use four-variable maps to find a minimum sum-of-products expression for  $F(A, B, C, D, E) = m(0, 4, 5, 7, 9) + d(6, 11) + E(m1, m15)$ , where the  $m$ 's represent minterms of the variables  $A, B, C,$  and  $D$ .

[10]

CO3

L3

Answer:

Decimal Equivalent	A	B	C	D	F
0	0	0	0	0	1
1	0	0	0	1	0(E)
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	X
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	X
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	0(E)

Ans:

		CD			
	AB	00	01	11	10
00		1 0	E 1		3 2
01		1 4	1 5	1 7	X 6
11				E 15	14
10			1 9	X 11	10

Step 1: Consider  $E=0$  so that  $F(A,B,C,D) = 1 \forall \sum m(0,1,5,7,9) + d(6,11)$

		CD			
	AB	00	01	11	10
00		1 0			3 2
01		1 4	1 5	1 7	X 6
11					14
10			1 9	X 11	10

$$F'(A,B,C,D) = \bar{A}B + \bar{A}\bar{C}\bar{D} + A\bar{B}D$$

Step 2: Consider function  $f$  for variable  $E$ . Now  $E=1$  when  $F(A,B,C,D)=1$ , considering all minterms as don't care.

		CD			
	AB	00	01	11	10
00		X 0	1 1		3 2
01		X 4	X 5	X 7	X 6
11				1 15	14
10			X 9	X 11	10

$$F''(A,B,C,D) = \bar{A}\bar{C}E + BCDE$$

Final Expression of minimum SOP

$$F(A,B,C,D) = \bar{A}B + \bar{A}\bar{C}\bar{D} + A\bar{B}D + \bar{A}\bar{C}E + BCDE$$



**i. Define 1. Propagation delay 2. Hazards 3. Static -0 hazards 4. Static -1 hazards**

**Answer:**

- 1. Propagation Delay:** Propagation delay, symbolized  $t_{pd}$ , is the time required for a digital signal to travel from the input(s) of a logic gate to the output
- 2. Hazards:** a hazard in a digital circuit is a temporary disturbance in ideal operation of the circuit which if given some time, gets resolved itself.
- 3. Static-0 Hazard:** If the output is currently at logic state 0 and after the input changes its state, the output momentarily changes to 1 before settling on 0, then it is a Static-0 hazard.
- 4. Static-1 Hazard:** If the output is currently at logic state 1 and after the input changes its state, the output momentarily changes to 0 before settling on 1, then it is a Static-1 hazard.

**ii. Consider the following logic function.**

$$F(A, B, C, D) = m(0, 4, 5, 10, 11, 13, 14, 15)$$

- 1. Find two different minimum circuits which implement  $F$  using AND and OR gates.**
- 2. Identify two hazards in each circuit**

**Answer:**

*Circuit*

AB \ CD	00	01	11	10
00	1	0	1	3
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

*Minimized expression*

$$F = A'CD' + BCD + AC$$

*1st possibility*

① min term 4 is min term 5 adjacent to each other but not grouped - causes static-1 hazard

② min term 13 & min term 15 are adjacent to each other but not grouped - causes static-1 hazard

① Hazard - static-1 hazard is in between 1101 → 1111

② Hazard - static-1 hazard is in between 0100 → 0101

*2nd possibility*

AB \ CD	00	01	11	10
00	1	0	1	3
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10


① min term 5 & min term 13 adjacent to each other but not grouped - causes static-1 hazard

① Hazard - static-1 hazard is in between 0100 → 1101

i. What is the use of simulation software? For the following circuit, Assume that the inverters have a delay of 1 ns and the other gates have a delay of 2 ns. Initially  $A = 0$  and  $B = C = D = 1$ , and  $C$  changes to 0 at time = 2 ns. Draw a timing diagram and identify the transient that occurs.



Answer:

Logic simulation and circuit simulation are typically used in conjunction with functional verification to verify the correctness of an integrated circuit



Timing diagram

ii. Modify the circuit to eliminate the hazard.




Hazard :in this circuit min term 5 and minterm 7 adjacent to each other but not grouped which causes static -1 hazard. So to this hazard eliminate by adding Min Term  $A'BD$  which eliminate the glitch.

6b.  $F(A, B, C, D) = m(0, 2, 3, 5, 6, 7, 8, 9, 13, 15)$

Find three different minimum AND-OR circuits that implement F. Identify two hazards in each circuit. Then find an AND-OR circuit for F for hazards cover

Answer:

Three different minimum AND-OR circuits



2nd possibility

AB \ CD	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	0	1	1	0
10	1	1	0	0

① min term 0 & 2 adjacent to each other but not grouped → causes static-1 hazards.

② min term 8 & 9 adjacent to each other but not grouped → causes static-1 hazards.

① Hazard - static-1 - hazard is in between 0000 → 0010

② Hazard - static-1 - hazard is in between 1000 → 1001

3rd possibility


AB \ CD	00	01	11	10
00	1		1	1
01		1	1	1
11		1	1	1
10	1	1		1

① min term 0 & 2 adjacent to each other but not grouped → causes static-1 hazard

② min term 9 & 13 adjacent to each other but not grouped → causes static-1 - hazards.

① Hazard - static-1 - hazard is, in between 0000 → 0010


② Hazard - static-1 - hazard is, in between 1001 → 1101



7. a) i. Explain the function of a 4 : 1 multiplexer and Implement a multiplexer using basic gates.

[4+2] CO4 L2,L3

Answer:




7. a)ii. Implement the following function using a 8 : 1 MUX  $F(a,b,c) = \sum m(0,4,5,6)$  represent using Block Diagram

Answer:

ii)  $F(a, b, c) = \sum m(0, 4, 5, 6)$

a	b	c	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




7.b) Determine the output of each three-state buffer and write truth table:


[4]

CO4


L2




i/p	control	o/p
1	1	1 (High)



i/p	control	o/p
1	0	Z (High Impedance)



i/p	control	o/p
0	1	1 (Inverter)



i/p	control	o/p
1	0	0 (Inverter)


8. i. Show how two 4-to-1 and one 2-to-1 multiplexers could be connected to form an 8-to-1 MUX with three control inputs.

[5+5]

CO4

L3


Answer:



Here  $I_0$  to  $I_7$  are inputs to multiplexer, A,B,C are selection inputs and Z is output of multiplexer

ii. Show how four 2-to-1 and one 4-to-1 multiplexers could be connected to form an 8-to-1 MUX with three control inputs.

Answer:



Here  $I_0$  to  $I_7$  are inputs to multiplexer, A,B,C are selection inputs and Z is output of multiplexer

9. Realize a full adder using a 3-to-8 line decoder

[10]

CO4

L3

- i. two OR gates
- ii. two NOR gates

Answer:

Truth table full adder circuit

Input bit for number	Input bit for number	Carry bit input	Sum bit output	Carry bit output
A	B	$C_{IN}$	S	$C_{OUT}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table1

i. The A, B and  $C_{in}$  inputs are applied to 3:8 decoder as an input.

ii. The outputs of decoder  $m_1, m_2, m_4$  and  $m_7$  are applied to OR gate as shown in figure to obtain the sum output.


iii. Similarly outputs  $m_3, m_5, m_6$  and  $m_7$  are applied to another OR gate to obtain the carry output.

iv. Implement of full adder is shown in figure1.

$$S = \sum m(1,2,4,7) \text{-min terms}$$

$$C_{out} = \sum m(3,5,6,7) \text{-min terms}$$

**i. Two OR gates**




**Fig1: Full Adder Implementation using 3:8 decoder**

**ii. Two NOR gates**

Implement of full adder is shown in figure1.

$$S' = \sum m(0,3,5,6) \text{ --max terms}$$

$$Cout = \sum m(0,1,2,4) \text{ -- max terms}$$




**Full adder using 3 to 8 decoder**

**10. i. Explain the operation of a 3 to 8 decoder and 8 to 3 encoder with Block Diagram.**

**Answer:**  
**3 to 8 decoder**

[5+5] CO4 L2,L3





This decoder circuit gives 8 logic outputs for 3 inputs and has a enable pin. The circuit is designed with AND and NAND logic gates. It takes 3 binary inputs and activates one of


**Truth table:**

S0	S1	S2	E	D0	D1	D2	D3	D4	D5	D6	D7
x	X	x	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	1	0	0	1	0	0
1	1	0	1	0	1	0	0	0	0	1	0
1	1	1	1	1	0	0	0	0	0	0	1

When the Enable pin (E) is low all the output pins are low.

**8 to 3 encoder:** Octal to binary Encoder has eight inputs,  $Y_7$  to  $Y_0$  and three outputs  $A_2$ ,  $A_1$  &  $A_0$ . Octal to binary encoder is nothing but 8 to 3 encoder. The **block diagram** of octal to binary Encoder is shown in the following figure

At any time, only one of these eight inputs can be '1' in order to get the respective binary code. The **Truth table** of octal to binary encoder is shown below.



Inputs								Outputs		
$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$	$A_2$	$A_1$	$A_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1

0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

ii. Realize multiple output function  $F1(a,b,c) = \sum m(2,3,4,5)$  and  $F2(a,b,c) = \sum m(1,6,7)$  using decoder.

Answer:

