
CMR INSTITUTE OF TECHNOLOGY




Solutons of Internal Assesment Test - I							
Sub: DIGITAL SYSTEM DESIGN C					18EE35		
Sem: 3rd Branch: EF							

1. Distinguish prime implicants and essential prime implicants. Determine prime implicants and essential prime implicants of $Y=f(a,b,c,d)=\pi M$ (0,1,4,5,8,9,11)+d(2,10) and obtain the final expression.



Solution: Prime implicants:




$$N = (a + c)(\overline{a} + b) (b + c)$$

Essential prime implicants:

$$N = (a + c) (\overline{a} + b)$$

Implementation:



2. Find a minimum SOP solution using Quine-McCluskey method $F(a,b,c,d)=\sum m(2,3,4,5,13,15)+d(8,9,10,11)$.

Solution:

Step 1: List all minterms in binary form.

Minterms	Binary representation						
m ₂	0	0	1	0			
m ₃	0 ,	0	1	1			
m ₄	0	1	0	0			
m ₅	0	1	0	1			
m ₁₃	1	1	0	1			
m ₁₅	1	1	1	1			
dm ₈	1	0	0	0			
dmg	1	0	0	1			
dm ₁₀	· 1	0	1	0			
dm ₁₁	1	0	1	1			

nned with

Step 2: Arrange the minterms according to number of 1's.

Minterms	Binar	у герг	esent	ation
m ₂	0	0	1	0
m ₄	0	1	0	0
mg	1	0	0	0
m ₃	0	0	1	1
m ₅	0	1	0	1
m ₉	1	0	0	1
m ₁₀	1	0	1	0
m ₁₁	1	0	1	- 1
m ₁₃	1	1	0	1
m ₁₅	1	1	1	1

Step 3:

Mi	nteri	m	Binar	у герг	esenta	tion
2,	3	1	0	0	1	-
2,	10	1	-	0	1	0
4,	5		0	1	0	3: - J
8,	10	1	1	0	-	.0
8,	9	✓.	1	0 -	. 0	- 1
3,	11	1		0	1	1
5,	13		-	1	0	1
9,	13	1	1	-	0	1
9,	11	1	1	0	-	1
10,	11	1	1	0	1	
13,	15	1	1	1	-	1
11,	15	1	1		1	1

Step 4:


	Min	term		Binar	у герг	esenta	tion
2,	3,	10,	11	-	0	1	-
8,	9,	10,	11	1	0	1	-
9,	11,	13,	15	1	-	-	1

100 C 200 C		_	
CLA	-	- 5	
Ste	v		

Prime	e implicants	Binary	Binary representation				
ā b c	4, 5	0	1	0	-		
b c d	5, 13	-	1	0	1		
Б с	2, 3, 10, 11		0	1	-		
аБ	8, 9, 10, 11	1	0	-	-		
a d	9, 11, 13, 15	1	-	-	1		

Step 6

Prime Implicants	m 2	m3	m 4	m 5	m 13	m ₁₅	dmg	dmg	dmio	dm 11
4,5 ā b c			0	•						
5, 13	•		× ,							
bcd										
2,3,10,11 BC	•		- 4				*	1	•	•
8,9,10,11 ab							•	•	•	• 1
9,11,13,15 ad					•	0				•
No.	1					E E				



3. Place the following equations into proper canonical forms:

(a)
$$P=f(a,b,c) = ab'+ab'+bc$$

(b)
$$T = f(a,b,c) = (a+b')(b'+c)$$

(a)
$$P = f(a, b, c) = ab' + ab' + bc$$

$$= ab'(c+c') + ab'(c+c') + bc(a+a')$$

$$= ab'c + ab'c' + ab'c + ab'c' + abc + abc$$


$$= ab'c + ab'c' + abc + abc + abc.$$


$$\therefore f(a, b, c) = ab'c + ab'c' + abc + abc.$$
CS Scanned with canonical Form.

(b)
$$T = f(a, b, c) = (a+b')(b'+c)$$

 $= (a+b'+cc')(aa'+b'+c)$
 $= (a+b'+c)(a+b+c')(a+b'+c)$
 $= (a'+b'+c)$
 $= (a'+b'+c)$

4. Implement the function using active low output dual 2:4 decoder line decoder IC 74139 i) $F_1(A,B,C)=\sum m(0,1,2,5)$ ii) $F_2(A,B,C)=\pi M(1,3,4,7)$





5. What is the problem associated with the parallel adder? Explain the method of correcting it, with suitable circuit equations.

Solution:

The parallel adder is ripple carry adder in which the carry output of each full-adder stage is connected to the carry input of the next higher-order stage. Therefore, the sum and carry outputs of any stage cannot be produced until the input carry occurs; this leads to a time delay in the addition process. This delay is known as carry propagation delay am Scanner

One method of speeding up this process by eliminating inter stage carry delay is called look ahead-carry addition. This method utilizes logic gates to look at the lower-order bits of the augend and addend to see if a higher-order carry is to be generated. It uses two functions: carry generate and carry propagate.

Consider the circuit of the full-adder Air shown in Fig. 2.11.1. Here, we define two functions: carry generate and carry propagate.

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$




Fig. 2.11.1 Full-adder circuit

The output sum and carry can be expressed as

Scanned with
$$C_i$$

$$C_i = P_i \oplus C_i$$

$$C_i = C_i + P_i C_i$$




Fig. 2.11.2 Logic diagram of a look ahead carry generator

 G_i is called a carry generate and it produces on carry when both A_i and B_i are one, regardless of the input carry. P_i is called a carry propagate because it is term associated with the propagation of the carry from C_i to C_{i+1} .

Now the Boolean function for the carry output of each stage can be written as follows.


$$C_2 = G_1 + P_1C_1$$


$$C_3 = G_2 + P_2C_2 = G_2 + P_2 (G_1 + P_1C_1) = G_2 + P_2G_1 + P_2 P_1C_1$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1C_1)$$
Scanned with
$$CamScanneG_3 + P_3G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$


From the above Boolean function it can be seen that C_4 does not have to wait for C_3 and C_2 to propagate; in fact C_4 is propagated at the same time as C_2 and C_3

6. Realize the following Boolean function $Y=f(w,x,y,z)=\sum (0,1,5,6,7,10,15)$ using: i) 16 to 1 MUX ii)8:1 MUX iii)4:1 MUX.





Using 4:1 MUX



	y Z	9 ₹	λź	yz	
Do	0	1	2	3	ÿ=+ÿ==ÿ
DI	4	9	6	7	97+ y2+y2
D2	8	9	(1)	(1)	4 + + 4 - 7
D3	12	13	14	15	0

$$D0 = 9$$

$$D1 = 97 + 97 + 97$$

$$= 97 + 9$$

$$= 97 + 9$$

$$= 97 + 97$$
Scanned with CamScanneD3 = 0