KUTE OF TEO		CBCS	SCHEWE		
USN					18CS34
S CMR T	ird Semeste		Examination,	Dec.2019/Jan.2020)

Max. Marks: 100 Time: 3 hrs. Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Explain the basic operational concepts of the computer with a neat diagram. (06 Marks) 1 What is performance measurement? Explain the overall SPFC rating for the computer in a (08 Marks) program suite. Explain the following: (iii) Little-endian assignment. (i) Byte addressability ii) Big-endian assignment (06 Marks) OR Show how the below expression will be executed in one address, two address and three 2 address processors in an accumulator organization. $X = A \times B + C \times D$ (08 Marks) What is the effective address of the source operand in each of the following instructions, when the Register R1, and R2 of computer contain the decimal value 1200 and 4600? (ii) Move #3000, R5 (iii) Store R5, 30(R1, R2) (i) Load 20(R1), R5 (08 Marks) (v) Subtract (R1)+, R5 (iv) Add - (R2), R5. Interpret the Subroutine Stack Frame with example (04 Marks) Module-2 Illustrate a program that reads one line from the keyboard, stores it in memory buffer, and 3 echoes it back to the display in an I/O interfaces. Explain with example. OR Demonstrate the DMA and its implementation and show how the data is transferred between

What is an interrupt? What are Interrupt service routines and what are vectored interrupts? (10 Marks)

memory and I/O devices using DMA controller. (08 Marks) With a neat diagram, explain the general 8-bit parallel interface circuit. (06 Marks)

Explain PCI bus data transfer in a computer system.

(06 Marks)

Module-3

Explain the organization of 1k × 1 memory chip.

(08 Marks)

With a neat figure explain the direct mapped cache in mapping functions.

(08 Marks)

What is memory interleaving? Explain.

(04 Marks)

OR

With a neat diagram briefly explain the internal organization of 2M × 8 dynamic memory (08 Marks)

Illustrate cache mapping techniques.

(06 Marks)

Calculate the average access time experienced by a processor, if a cache hit rate is 0.88, miss penalty is 0.013 milliseconds and cache access time is 10 microseconds. (06 Marks)

1 of 2

F- 7 JAN 2020

Module-4 Perform the addition and subtraction of signed numbers (iv) + 2 and + 3(iii) $+ \pi$ and -3(i) +4 and -6(ii) -5 and -2(08 Marks) (06 Marks) Explain 4 bit carry - look ahead adder with a neat diagram. (06 Marks) Perform bit pair recoding for (+13) and (-66). Perform Booth's algorithm for signed numbers (-13) and (+11) (10 Marks) 8 Show and perform non restoring division for 3 and 8. (10 Marks) b. Module-5 Illustrate the sequence of operations required to execute the following instructions (10 Marks) Add (R3), R1 Explain the three bus organization of a data path with a neat diagram. (10 Marks) b. Compare and contrast the following: 10 (i) Hard wired control (10 Marks) (ii) Microprogrammed control. What is pipeline? Explain the 4 stages pipeline with its instruction execution steps and (10 Marks) hardware organization.

2 of 2