

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--

15TE73



Seventh Semester B.E. Degree Examination, Dec.2019/Jan.2020

CMOS VLSI Design

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- Explain the DC transfer characteristics of complementary CMOS inverter and mark all the regions of operation with necessary expressions for V_{out} in each region. (07 Marks)
 - Describe with neat diagram, the P-well fabrication process. (06 Marks)
 - Compare CMOS and Bipolar technology. (03 Marks)

OR

- Explain nMOS fabrication process. (07 Marks)
 - Discuss :
 - Channel length modulation
 - Body effect. (06 Marks)
 - Demonstrate the operation of tristate inverter with neat diagram. (03 Marks)

Module-2

- Explain ' λ ' based design rules for wires (nMOS and CMOS). (08 Marks)
 - Draw the stick diagram/layout for the nMOS implementation of the Boolean function $\bar{X} = A + BC$. (08 Marks)

OR

- Define sheet resistance ' R_s ' and standard unit of capacitance $\square C_g$. Estimate the value of capacitance in $\square C_g$ for the given metal layer shown in Fig.Q4(a), if features size is $2\lambda \times 2\lambda$ and relative value of metal to substrate = 0.075. (04 Marks)



$$L = 2\lambda$$
$$W = 3\lambda$$

Fig.Q4(a)

- Estimate rise-time and fall time for CMOS inverter. (06 Marks)
 - Explain inverting and non-inverting type nMOS super buffer. (06 Marks)

Module-3

- Determine the scaling factors for the following :
 - Gate capacitance ' C_g '
 - Gate delay ' T_d '
 - Saturation current ' I_{dss} '
 - Current density ' J '. (08 Marks)
 - Explain the design of 4 bit shifter using 4×4 crossbar switch. (08 Marks)

1 of 2

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and/or equations written eg, $42+8=50$, will be treated as malpractice.

11 JAN 2020

OR

- 6 a. Explain 4 bit data path for processor with neat block diagram. (04 Marks)
 b. Explain Manchester carry chain. (04 Marks)
 c. Explain Carry LookAhead Adder (CLA) and represent the 4 bit block CLA unit. (08 Marks)

Module-4

- 7 a. Discuss the architectural issues related to sub-system design. (04 Marks)
 b. Explain the structured design of a parity generator with necessary blocks and stick diagram. (08 Marks)
 c. Explain switch logic of a 4 – way multiplexer for nMOS switches. (04 Marks)

OR

- 8 a. Explain pseudo – nMOS logic for NAND gate and inverter. (04 Marks)
 b. Explain in detail the generic structure of an FPGA. (06 Marks)
 c. Discuss goals and techniques of FPGA. (06 Marks)

Module-5

- 9 a. What are timing considerations in system design? (04 Marks)
 b. Explain the working of 3 transistor dynamic RAM cell. (07 Marks)
 c. Explain observability and controllability in testing. (05 Marks)

OR

- 10 a. Explain CMOS pseudo static D-flip-flop circuit. (06 Marks)
 b. Discuss the following : (10 Marks)
 i) Ad-hoc testing
 ii) IDDQ testing.
