

Internal Assessment Test – 2

Sub: Basic Electronics

Code: 17ELN25

Date:  
17/04/2018

Duration: 90 mins

Max Marks: 50

Sem: II

Sections:- I,J,K,L,M,N,O

Answer any FIVE FULL questions.

OBE

| Marks | CO | RB |
|-------|----|----|
|-------|----|----|

T

CO2 L2,L  
3


1.a) For the fixed bias circuit with  $\beta = 120$ , draw the dc load line and determine the operating point, when  $V_{CC} = 18V$ ,  $R_B = 450k\Omega$  and  $R_C = 2k\Omega$ . Find  $V_{CEQ}$  &  $I_{CQ}$ . [5]

b) Explain Zener diode as source and load voltage regulator circuit. [5]

CO2 L2,L  
3

2. a) What is DC Load Line for transistor. Explain Base Bias Circuit with necessary [5] equations.

b) For a zener regulator as shown in given fig.1 Calculate the range of input voltage for output remains constant. [5]



CO2 L2

3. (a) Explain the working of Half Wave Rectifier with Capacitor filter. Draw the Input and output Waveforms. [4]

(b) Explain briefly the CE circuit and sketch the input and output characteristics. Also explain operating regions by indicating them on characteristics curve. [6]

CO2 L2

CO2 L3

4. Explain the working of Full wave bridge rectifier with necessary circuit diagrams waveforms. Derive the expression for Average dc current and Efficiency for FWR.[10]

5. (a) Show that CE mode transistor acts as a voltage amplifier. [5]


(b) Derive the relation between  $\alpha$ ,  $\beta$ . Calculate  $\alpha$  and  $\beta$  for the transistor if collector current is measured as 1 mA and base current is 25 μA. [5]



6. The input voltage applied to the primary of a 4: 1 step down transformer of a full wave centre tap rectifier is 230 V; 50 Hz if the load resistance is  $600\Omega$  and forward resistance is  $20\Omega$ . Determine the following for the circuit shown in Fig.2

[10]

- i) DC power output
- ii) Rectification efficiency
- iii) PIV
- iv) ripple factor
- v) ripple frequency



|     |    |
|-----|----|
| CO2 | L3 |
|     |    |

Fig. 2

Q.1 (a) ckt diagram - 1 mark  
dc load line - 1 mark

Q. Point Marking - 1 mark

$V_{CEQ}$  &  $I_{CEQ}$  - 1 + 1 mark

} 5 mark

(b) Source Circuit and Explanation (1 + 1.5) mark  
Load circuit + Explanation (1 + 1.5) mark

Q.2 (a) DC Load line - 1 mark  
Base Bias ckt - 1 mark

Explanation + Eqn's - 1 + 2 marks

} 5 marks

(b) Calculation  $I_L = 1$  mark

"  $I_{Smax} = 1$  mark

"  $I_{Smin} = 1$  "

"  $V_{in\ max} = 1$  "

"  $V_{in\ min} = 1$  "

} 3 mark.

Q.3 (a) Working circuit - 2 mark  
G/P & O/P Wave - 1 mark

} 1 mark

} 4 mark.

G/P & O/P Wave - 1 + 1 mark

(b) CE ckt + characteristics + charact. O/P + Explanation  
1 mark      1 P.      1 mark      3 mark

Q.4 ckt  $\rightarrow$  1 M, Working - 2, Waveform - 2  
 $I_{dc} - 2.5$  M, Efficiency derive - 2.5 M } Total 10 Mark

Q.5 (a) ckt  $\rightarrow$  1 M, Explanation - 4 M


(b) Relation  $\alpha$ ,  $\beta$  (3.0) mark ,  $\alpha$  calculation (1.0)  
 $\beta$  calculation (1.0)

Q.6 All parts 2 mark each } Total 10 mark.

Q.1

(a) Given

$$\beta = 120$$



$$V_{CEQ} = ?$$

$$I_{CQ} = ?$$

AC load line = ?  
 Mark Q Point = ?


$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{18 - 0.7}{450 \times 10^3} = 38.44 \mu A$$

$$I_{CQ} = \beta I_B = 120 \times 38.44 \times 10^{-6} = 4.613 \text{ mA}$$

$$V_{CEQ} = V_{CC} - I_C R_C = 18 - 4.613 \times 10^{-3} \times 2 \times 10^3$$

$$= 8.774 \text{ V}$$

So, Q (8.774V, 4.613 mA)



For DC load line, KVL  $V_{CC} = I_C R_C + V_{CE}$

Put  $I_C = 0 \Rightarrow V_{CE} = V_{CC} = 18V$   
 $\star (18V, 0)$

Put  $V_{CE} = 0 \Rightarrow I_C = \frac{V_{CE}}{R_C} = \frac{18}{2 \times 10^3} = 9mA$

Q.1(b) Zener diode is used for voltage regulator circuit.

### Source Regulator Circuit

→ When  $V_{in}$  (source) is increasing then  $I_S$  will

also increase  
 → If  $I_S$  increases so, we have equation


$$I_S = I_Z + I_L \quad \text{--- (1)}$$

→ In order to have  $V_o$  constant i.e.

$$V_o = I_L R_L$$

$I_L$  has to be constant since  $R_L$  is constant

→ In eqn (1)  $I_S$  is increasing  $I_L$  is constant  
 so  $I_Z$  has to increase.  
 $\downarrow I_S = I_Z + I_L \ll \text{const.}$




(3)

→ Similarly when  $V_{in}$  decreases  $\Rightarrow I_s$  will decrease and since  $R_L$  and  $I_L$  are const. so,  $I_Z$  has to decrease.

### Load Regulator Circuit

here

$$I_s = I_Z + I_L$$



$V_{in}$  (source) is constant and  $R_L$  is varying.

$$V_o = I_L R_L$$

① When  $R_L$  increases,  $I_L$  has to decrease in order to keep  $V_o$  to be constant.

$I_s$  is constant as  $V_{in}$  is constant.

$I_L$  is decreasing

so,  $I_Z$  has to increase

$$I_s = I_Z + I_L$$

const. increase      decreasing

② When  $R_L$  decreases,  $I_L$  has to increase in order to have  $V_o$  to be constant.

$$I_s = I_Z + I_L$$

const. decrease increasing

so,  $I_Z$  has to decrease.

### Q.2(a) DC Load line for Transistor

DC load line for Transistor is drawn on the output characteristics of the Transistor.

It gives all the values of current and voltages possible for a transistor.


→ When this straight line cuts with output characteristic curve of transistor, the intersect point gives the operating or Q-point.

For obtaining dc load line apply KVL at o/p side of Transistor ~~so~~ for a CE circuit.

$$V_{CC} = I_C R_C + V_{CE}$$

Put  $I_C = 0 \Rightarrow V_{CE} = V_{CC} \quad A(V_{CC}, 0)$

Put  $V_{CE} = 0 \Rightarrow I_C = \frac{V_{CC}}{R_C} \quad B(0, \frac{V_{CC}}{R_C})$



### Base Bias Circuit


This is one of the biasing circuit used to stabilize the dc. bias or operating or Q-point of Transistor.

Biasing circuits are mainly used to improve the stability of circuit i.e. to stabilize the dc bias point.

→ Base bias circuit provides less stability as compared to other biasing circuit (e.g. voltage divider bias), means as  $\beta$  of transistor changes, Q point will change.

### Circuit Analysis

Both Base and Emitter collector are provided by the supply  $V_{CC}$ .



Applying KVL, we have (at input side)

$$V_{CC} = I_B R_B + V_{BE}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- (1)}$$


$$\Rightarrow \text{We have } I_C = \beta I_B \quad \text{--- (2)}$$

Applying KVL at output side i.e. across collector & emitter side,

$$V_{CC} = I_C R_C + V_{CE}$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C \quad \text{--- (3)}$$

so, eq<sup>n</sup> ② and ③ gives output current and output voltage that exists in the circuit.



Given  $V_2 = 6.1V$ ,  $I_{Z\min} = 2.5mA$ ,  $I_{Z\max} = 25mA$ .

Vin Range = ?

$$\begin{aligned} \rightarrow V_0 &= I_L R_L \Rightarrow 6.1 = I_L (1000) \Rightarrow I_L = 6.1mA \\ \rightarrow I_S &= I_{Z\max} + I_L = 25 + 6.1 = 31.1mA \\ \rightarrow I_{S\min} &= I_{Z\min} + I_L = 2.5 + 6.1 = 8.6mA \\ \rightarrow V_{in\max} &= I_S R_S + V_2 = 31.1 \times 10^3 \times 2.2 \times 10^3 + 6.1 = 74.52V \\ \rightarrow V_{in\min} &= I_{S\min} R_S + V_2 = 8.6 \times 10^3 \times 2.2 \times 10^3 + 6.1 \\ &= 25.02V \end{aligned}$$

so, Range of  $V_{in}$  is 25.02V to 74.52V



$$25.02V < V_{in} < 74.52V$$

~~Ans~~

①


Ans-3 Capacitive input Filter

i) Filter with HWR.




During the true half cycle, the input  $E_S$  fwd bias the diode  $D_1$ . This charges the capacitor  $C$  to peak value of the input i.e.

When the input starts decreasing below peak, the diode gets reverse biased. b'coz the cathode is at higher potential & anode at lower potential. Hence capacitor starts discharging through  $R_L$  as shown





Discharging of capacitor is decided by  $R_L C$  time constant which is very large.

2.10




### Common Emitter Characteristics

Consider an n-p-n transistor in CE mode & active region.



### input characteristics

If is graph of input current ( $I_B$ ) & input voltage ( $V_{BE}$ ) keeping output voltage  $V_{CE}$  const




1) Since E-B jn is fwd biased,  $I_B$  increases exponentially with increase in  $V_{BE}$

$$\therefore \text{I/P resistance } R_i = \frac{\Delta V_{BE}}{\Delta I_B}$$


$R_i$  is low ( $\because$  fwd bias)  $| V_{CB} = \text{const}$

2) As  $V_{CE}$  increases (Rev bias Voltage), Base width decreases due to increase in depletion region of C-B jn. Due to reduced Base width, there are fewer recombinations in base region, thus reducing  $I_B$ .



### Output characteristics

It is a graph of output current ( $I_C$ ) f o/p voltage ( $V_{CE}$ ), keeping I/P current ( $I_B$ ) Const.



(3)

- 1) Output dynamic resistance

$$R_o = \frac{\Delta V_{CE}}{\Delta I_C} \Big|_{I_B = \text{const}}$$

$R_o$  is high (C-B jn is rev bias)

- 2) Active Region: Since collector jn is reverse biased. As  $V_{CE}$  is increased, reverse bias increases. This causes depletion region to spread more in base than in collector, reducing the chance of recombination in the base. Hence collector current increases more sharply.

- 3) Saturation Region: when both E-B jn & C-B jn is fwd biased hence  $I_C$  goes to saturation. The saturation value of  $V_{CE}$  is  $V_{CE(\text{sat})}$  varies from 0.1V to 0.3V.

- 4) Cut-off: when input base current is zero, the collector current is reverse leakage current  $I_{CEO}$ . The region below  $I_B = 0$  is called cut-off region.

- 5) If the reverse bias voltage increases beyond a certain limit, the breakdown occurs in transistor. This effect is called punch through effect.

Ans 4 Average D.C load Current ( $I_{dc}$ )

(4)

$$i = I_m \sin \omega t \quad 0 \leq \omega t \leq \pi$$

$$i_L = I_m \sin \omega t \quad \pi \leq \omega t \leq 2\pi$$

$$I_{dc} = \frac{1}{2\pi} \int_0^{2\pi} i_L \cdot d\omega t$$

$$= \frac{2}{2\pi} \int_0^{\pi} i_L \cdot d\omega t$$

$$= \frac{1}{\pi} \int_0^{\pi} I_m \sin \omega t \cdot d\omega t$$

$$= \frac{I_m}{\pi} [-\cos \omega t]_0^{\pi}$$

$$\boxed{I_{dc} = \frac{2I_m}{\pi}}$$

Average D.C load voltage

$$\boxed{V_{dc} = I_{dc} \times R_L}$$

$$V_{dc} = \frac{2I_m \times R_L}{\pi}$$

Rms value of load current  $I_{rms}$

$$I_{rms} = \sqrt{\frac{2}{2\pi} \int_0^{2\pi} (i_L)^2 \cdot d\omega t}$$

$$= \sqrt{\frac{1}{\pi} \int_0^{\pi} I_m^2 \sin^2 \omega t \cdot d\omega t}$$

$$= \sqrt{\frac{1}{\pi}} \int_0^{\pi} \frac{1 - \cos 2wt}{2} \cdot dwt$$

(41)

$$\boxed{I_{Rms} = \frac{I_m}{\sqrt{2}}}$$

R.m.s value of load voltage

~~Efficiency of Class C (RRR + RRR)~~

$$\boxed{E_{Rms} = I_{Rms} R_L}$$

$$E_{Rms} = \frac{I_m R_L}{\sqrt{2}}$$

D.C power output  $P_{DC}$

$$\boxed{P_{DC} = V_{DC} \cdot I_{DC}}$$

$$P_{DC} = \frac{2I_m}{\pi} \cdot R_L \cdot \frac{2I_m}{\pi}$$

$$= \frac{4I_m^2}{\pi^2} \cdot R_L$$

A.C power input  $P_{AC}$

$$\boxed{P_{AC} = I_{Rms}^2 (R_J + R_L + R_S)}$$

$$P_{AC} = \frac{I_m^2}{2} (R_J + R_L + R_S)$$

(5)

## Efficiency of Rectifier

$$\eta = \frac{P_{DC}}{P_{AC}} = \frac{\frac{4}{\pi^2} I_m^2 R_L}{\frac{I_m^2 (R_f + R_L + R_S)}{2}}$$

$$\Rightarrow \frac{8 R_L}{\pi^2 R_f + R_L + R_S}$$

If  $R_f + R_S \ll R_L$ ,

$$\text{of } \eta = \frac{8}{\pi^2} \times 100 = 81.2\%$$

## Ripple factor ( $\delta$ )

$$\delta = \sqrt{\frac{I_{Ams}^2}{I_{Adc}^2} - 1}$$

$$= \sqrt{\left(\frac{Im/\pi}{2Im/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{8} - 1} = 0.48$$

$$PIV : = -2E_m$$


TUF → Refer class notes.

→ Learn adv & disadw of HWR & FWR.


→ Solve numericals.

## Bridge Rectifier

Bridge Rectifier is a full-wave rectifier ckt using 4 diodes as shown.





During the positive half cycle of a.c input Voltage, the terminal A is +ve & terminal B is -ve, hence Diode D<sub>1</sub> & D<sub>2</sub> are conducting, D<sub>3</sub> & D<sub>4</sub> are non-conducting i.e open ckt. The current direction is as shown below



During the negative half cycle of a.c input Voltage, the terminal A is -ve & terminal B is +ve, hence Diode D<sub>3</sub> & D<sub>4</sub> are conducting, D<sub>1</sub> & D<sub>2</sub> are non-conducting i.e open ckt. The current direction is as shown below

(6)



$$I_m = \frac{E_{sm}}{R_g + (2R_f) + R_L}$$

\* Since during each half,  
two diodes are conducting

Q5




(a) Show that CE mode transistor act as a Voltage amplifier?

Ans - \* The amplifier circuit that is formed using a CE Configured transistor combination is called as ~~as~~ CE amplifier.

\* The process of increasing the signal strength is called as Amplification.

Construction -

The common emitter amplifier circuit using NPN transistor is shown below, the input signal being applied at emitter base junction and the output signal being taken from collector base junction



The emitter base Junction is forward Biased by  $V_{BB}$  and collector base Junction is reverse biased by  $V_{CC}$ .

### Operation -

When no i/p is applied, the Quiescent Condition are formed and no output is present. When positive half of the signal is being applied the Voltage between base and emitter  $V_{BE}$  is increased because it is already positive with respect to gnd.

As forward bias increases, the base current too increases accordingly. Since  $I_C = \beta I_B$ , the collector current increases as well.

Applying KVL to Input Loop -

$$V_{BB} = R_i i_B + V_{BE}$$

$$\Delta V_{BB} = R_i \Delta i_B + \Delta V_{BE}$$

$\Delta V_{BE}$  is very small can be neglected.

$$\text{and } \Delta V_{BB} = \Delta V_i$$

$$\therefore \boxed{\Delta V_i = R_i \Delta i_B}$$

$$\frac{\Delta V_i}{\Delta i_B}$$

Applying KVL on o/p loop -


$$V_{CC} = i_C R_C + V_{CE}$$

$V_{CE}$  = o/p voltage

∴  $V_{CC} = i_C R_C + V_o$

$$V_o = V_{CC} - i_C R_C$$

$V_{CE} \neq \frac{\Delta i_C R_C}{\Delta V_i}$



$$\Delta V_o = 0 - \Delta i_C R_C$$

∴  $\Delta V_o = - \Delta i_C R_C$

$$A_V = \text{Voltage gain} = \frac{\Delta V_o}{\Delta V_i}$$

$$\therefore A_V = - \frac{\Delta i_C R_C}{\Delta i_B R_B}$$

$$\frac{\Delta i_C}{\Delta i_B} = \beta_{AC} \quad (\text{Current amplification factor})$$

$$\therefore A_V = - \beta_{AC} \left( \frac{R_C}{R_B} \right) \quad \text{Voltage Gain}$$

$$A_I = \beta_{AC} \quad \text{Current Gain}$$

Hence, it can be seen that  
CE mode transistor works as a voltage  
amplifier.

Qb) i) Alpha ( $\alpha$ ) :-

It is the ratio of Collector Current to Emitter Current. It gives the current gain in Common Base Configuration.

Beta ( $\beta$ ) :- It is the ratio of Collector Current to base current. It gives the current gain in Common Emitter configuration.

$$\therefore \alpha = \frac{I_c}{I_E}$$

and

$$\beta = \frac{I_c}{I_B}$$

Relationship Between  $\alpha$  &  $\beta$  :-

We know

$$I_E = I_c + I_B$$

$$\therefore I_B = I_E - I_c$$

Divide by  $I_c$  both side

$$\frac{I_B}{I_c} = \frac{I_E}{I_c} - 1$$

$$\frac{1}{\beta} = \frac{1}{\alpha} - 1$$

$$\therefore \beta = \frac{\alpha}{1-\alpha}$$

As we know  $\alpha = \frac{I_c}{I_E}$

$$\therefore \alpha = \frac{I_c}{I_B + I_c} \quad (\text{As } I_E = I_c + I_B)$$

Divide Num & Deno by  $I_B$

$$\alpha = \frac{\frac{I_c}{I_B}}{\frac{I_B}{I_B} + \frac{I_c}{I_B}}$$

$$\boxed{\alpha = \frac{\beta}{1+\beta}}$$

(iii) Given  $I_c = 1\text{mA}$  and  $I_B = 25\text{mA}$

$$\therefore \beta = \frac{I_c}{I_B} \\ = \frac{1 \times 10^{-3}}{25 \times 10^{-6}}$$

$$\boxed{\beta = 40} \quad \underline{\text{Ans}}$$

As we know

$$\alpha = \frac{\beta}{1+\beta} = \frac{40}{1+40} = \frac{40}{41}$$

$$\boxed{\alpha = 0.9756} \quad \underline{\text{Ans}}$$

Sol. 6.

$$\frac{N_2}{N_1} = \frac{E_{s(rms)}}{E_p(rms)}$$

$$\frac{1}{4} = \frac{E_{s(rms)}}{230V}$$

$$E_{s(rms)} = \frac{230}{4} = 57.5 V$$

$$E_{sm} = \sqrt{2} \times E_{s(rms)} = 57.5 \times \sqrt{2}$$

$$E_{sm} = 81.317 V$$

$$I_m = \frac{E_{sm}}{R_s + R_f + h_f}$$

$$\text{Given } R_L = 600 \Omega \quad R_f = 20 \Omega \quad R_s = 0$$

$$I_m = \frac{81.317}{600 + 20}$$

$$I_m = 0.1312 \text{ Amp}$$

$$I_{DC} = \frac{2I_m}{\pi}$$

$$I_{DC} = 0.0835 A$$

$$I_{rms} = \frac{I_m^2}{\sqrt{2}} = 0.0122 A$$

$$I_{rms} = 0.0122 A$$

$$\textcircled{I} \quad P_{DC} = I_{DC}^2 \times R_L$$

$$P_{DC} = 4.1834 \text{ W}$$

$$P_{AC} = I_{rms} (R_f + R_L)$$

$$P_{AC} = 5.339 \text{ W}$$

~~Efficiency~~  $\textcircled{II}$

$$\eta \% = \frac{P_{DC}}{P_{AC}} \times 100$$

$$= \frac{4.1834}{5.339} \times 100$$

$$\eta = 78.35\%$$

$\textcircled{III}$

$$PIV = 2E_{sm}$$

$$= 2 \times 81.317$$

$$PIV = 162.634 \text{ V}$$

Ripple frequency =  $2f$   
 Slip freq =  $50 \text{ Hz}$  (Given)


$$\therefore \text{Ripple freq} = 2 \times 50 \\ = 100 \text{ Hz}$$

====

(IV)

$$\text{Ripple factor} = \sqrt{\frac{\pi^2}{8} - 1}$$

$$= \cancel{0.48} \quad \underline{\underline{0.48}}$$



(III)