

Internal Assessment Test 1 – April 2018


```
void pickup(int i) {
                             state [i] = HUNGRY;
                             test (i) ;
                             if (state [i] != EATING)
                             self [i] .wait() ;
                      }
                      void putdown(int i) {
                             state til = THINKING;
                             test((i + 4) % 5);test( (i + 1) % 5);
                      }
                      void test(int i) {
                             if ((state [(i + 4) \, % 5] != EATING) & &
                              (\text{state } [\text{i}] == \text{HUNGRY}) \&(state [(i + 1) \, % 5] != EATING)) {
                                    state [i] = EATING;
                                     self [i] .signal() ;
                              }
                      }
                      initialization-code () {
                             for (int i = 0; i < 5; i++)
                                    state [i] = THINKING;}
               }
2 (b) What do you mean by race condition? Explain Readers-Writes problem with 
         semaphore in detail.
        When several processes access and manipulate the same data concurrently and the 
        outcome of the execution depends on the particular order in which the access takes 
        place, is called a race condition. 
        To guard against the race condition above, we need to ensure that only one process 
        at a time can be manipulating the shared variable/data by means of synchronization.
        Readers-Writers Problem:
        The reader processes share the following data structures:
               semaphore mutex, wrt;
               int readcount;
        The semaphores mutex and wrt are initialized to 1; readcount is initialized to 0. 
        The semaphore wrt is common to both reader and writer processes.
        The mutex semaphore is used to ensure mutual exclusion when the variable 
        readcount is updated. The readcount variable keeps track of how many processes 
        are currently reading the object. 
        The semaphore wrt functions as a mutual-exclusion semaphore for the writers. It is 
        also used by the first or last reader that enters or exits the critical section. It is not 
        used by readers who
        enter or exit while other readers are in their critical sections.
        If a writer is in the critical section and n readers are waiting, then one reader is 
        queued on wrt, and n-1 readers are queued on mutex. 
        When a writer executes signal (wrt), we may resume the execution of either the 
        waiting readers or a single waiting writer.
                                                                                              [05] \overline{CO2 \mid L2}
```

```
//Writer Process
                 do {
                 wait(wrt);
                 // writing is performed
                 signal (wrt) , -}while (TRUE);
                 //Reader Process
                 do { 
                 wait(mutex);
                 readcount + + ;
                 if (readcount == 1)
                 wait(wrt);
                 signal(mutex);
                 // reading is performed
                 wait (mutex) , -readcount--;
                 if (readcount == 0)
                 signal(wrt);
                 signal(mutex);
                 }while (TRUE);
3 (a) Explain how monitors can be used to solve bounded buffer problem.
      monitor PC{
             //Shared variables
             type buffer[BUFFER_SIZE];
             int count;
             int p_index, c_index;
             condition full, empty; //to track how many full/empty 
      slots are currently present
              //procedure
             produce item(type *data) {
             if (count == BUFFER SIZE)
                     empty.wait(); // if no empty space then wait
      put item(data); \frac{1}{2} // Place the produced item in
      buffer
             count = count + 1; // increment count of full slots
             full.signal(); \frac{1}{2} // signal as we have at least 1
      full slot
       }
             //procedure
             consume_item(type *data){
             if (count == 0)
                     full.wait(); // wait for full signal
      remove item(data); // remove item from buffer
      count = count - 1; // decrement count of full slots
             empty.signal(); //signal producer as we have at least 1
      empty slot
             }
                                                                         [05] [CO2] L3
```

```
//procedure
        put_item(type *data){
                buffer[p_index]=*data;
                index=(p<sup>-</sup>index+1) %BUFFER SIZE;
        }
        //procedure
        remove item(type *data) {
                *data = buffer[c_index];
                c index=(c index+1)%BUFFER SIZE;
        }
        //initialization code
        count = 0;p_index=0, c_index=0;
   }
   Producer();
   {
     while (TRUE)
    {
      PC.produce_item(&item); \frac{1}{2} // make a new item
    }
   }
   Consumer();
   {
     while (TRUE)
     {
     PC.consume item(&item); \frac{1}{2} // call remove function in
monitor
   }
   }
```
3 (b) Differentiate the following with examples:

- a. (i) Paging and Segmentation
- b. (ii) Logical and Physical addresses
- (iii) Internal and External Fragmentation
- (iv) First-fit, worst-fit and best-fit algorithms.

 $\boxed{05}$ $\boxed{\text{CO2} \boxed{\text{L2}}}$

are held by other waiting processes. This situation is called a deadlock. Characteristics (or Necessary conditions): A deadlock situation can arise if the following four conditions hold simultaneously in a system: **1. Mutual exclusion.** At least one resource must be held in a non-sharable mode; that is, only one process at a time can use the resource. If another process requests that resource, the requesting process must be delayed until the resource has been released. **2. Hold and wait.** A process must be holding at least one resource and waiting to acquire additional resources that are currently being held by other processes. **3. No preemption.** Resources cannot be preempted. That is, a resource can be released only voluntarily by the process holding it, after that process has completed its task. **4. Circular wait.** A set {P0, P1, ..., Pn} of waiting processes must exist such that P0 is waiting for a resource held by P1, P1 is waiting for a resource held by P2, •••, Pn-1 is waiting for a resource held by Pn, and Pn is waiting for a resource held by P0. Methods to handle deadlocks: Prevention, Avoidance, Detect and recover 4 (b) 1. Consider the following snapshot of the system: Allocation A B C D $P0 \begin{vmatrix} 0 & 0 & 1 & 2 \end{vmatrix}$ $P1$ | 1 | 0 | 0 | 0 P2 1 3 5 4 $P3 \begin{bmatrix} 0 & 6 & 3 & 2 \end{bmatrix}$ $P4$ 0 0 1 4 (i) Find out need matrix. Max $A \parallel B \parallel C \parallel D$ $P0 \mid 0 \mid 0 \mid 1 \mid 2$ $P1$ | 1 | 7 | 5 | 0 $P2$ 2 3 5 6 P3 0 6 5 2 $P4 \begin{bmatrix} 0 & 6 & 5 & 6 \end{bmatrix}$ Available $A \parallel B \parallel C \parallel D$ $1 \mid 5 \mid 2 \mid 0$ $[05]$ $CO2$ $L3$

(ii) Is the system in a safe in its current state?

(iii) If a request from P1 arrived for $(0,4,2,0)$, can it be granted immediately?

(iv) Is the system in a safe state after the new request?

Module 3 parts Available: A 8 C D 15 20 Qg A WOTH Allocation Max Need
A B C D A B C D A B C D 0012 0000 PO 0012 1000 1750 0750L 72886 54 2356 $1002l$ $P2$ 13 002067214118 0632 0652 $P3$ 00 14 06 56 $P4$ If Need & Loorn $WorrK = WorrK + Allocathon$ $\%$ Saje sequence = < Po, P2, P3, P4, P1> \mathbb{Q} Allax: P1 reg: (0, 4, 2, 0) $\ddot{\omega}$ New available: 1,5,2,0 $(1, 1, 0, 0)$ Work. Alloc. Max Need 00120012000001100 W^{ρ} 1420 1750 03300 112 xp1 1420 1750 03300 1111

TP2 1354 2356 10020 2466

TP3 0632 0652 0020 21018

TP3 0632 0652 0020 21010 12

TP4 00 14 0656 0642 21010 12 $<$ PO, PZ, P3, P4, PIZ (iii) Safe seevenue esurts $[05]$ $CO3$ $L3$ 5 (a) (i) Consider a paging system with page table stored in memory. If memory reference takes 200 ns, how long does a paged memory reference take? b. (ii) If we add associative register and 75% of all page table references are found in

the associative registers, what is the effective memory access time? (Assume that finding a page table entry in the associative memory/register takes zero time, if the

entry is found).

Module 3 Part 2 A paged memory reference takes 2 memony accesses. One to get jeanne run and the other for arrival data. Mus, if a memory reference takes $15(b)$ With $TLB/AB^{oc.}$ mem, Eft. MACCEN Time = Presnit x tres Nit + $(1 - P_{\text{tls}})^* \star t_{\text{tls}}$ miss Civen, Preshit = 0.75 t TLB WE = 1 mem. acces = 200 ns $\frac{t}{t+2}$ with $\frac{1}{t+2}$ mem. access = 400 ms EMAT= $0.75 \times 200 + 0.25 \times$ $= 250$ ns

5 (b) Answer the following:

3. (i) What is Resource Allocation Graph (RAG)?

(ii) Explain resource allocation graph with (a) deadlock (b) cycle but no deadlock. 5. (iii) Explain how RAG is useful describing deadly embrace by considering your own example

Deadlocks can be described more precisely in terms of a directed graph called a **system resource-allocation** graph. This graph consists of a set of vertices *V* and a set of edges *E.* The set of vertices *V* is partitioned into two different types of nodes: $P = \{P1, P2, \ldots, Pn\}$, the set consisting of all the active processes in the system, and $R = \{R1, R2, \dots Rm\}$, the set consisting of all resource types in the system.

 $\overline{CO2 \mid L2}$

Take example on the left. Here all the resources are part of a cycle. From this, we learn that the system is in a deadlocked state. Take example on the right. Here, even though all the resources are occupied by all the processes, not all resources are part of a cycle. Hence, no deadlock.

6 (a) Given the memory partitions of 100K, 500K, 200K, 300K, and 600K, apply first fit, worst fit, and best fit algorithms to place 212K, 417K, 112K, 426K.

6 (b) What is the principle behind paging. Explain its operation, clearly indicating how the logical addresses are converted to physical addresses. Paging is a memory-management scheme that permits the physical address space of a process to be non-contiguous. Paging avoids the considerable problem of fitting memory chunks of varying sizes onto the backing store.

> The basic method for implementing paging involves breaking physical memory into fixed-sized blocks called **frames** and breaking logical memory into blocks of the same size called **pages.** When a process is to be executed, its pages are loaded into any available memory frames from the backing store. The backing store is divided into fixed-sized blocks that are of the same size as the memory frames.

> Every address generated by the CPU is divided into two parts: a **page number (p)** and a **page offset (d).** The page number is used as an index into a **page table.** The page table contains the base address of each page in physical memory. This base address is combined with the page offset to define the physical memory address that is sent to the memory unit.

If the size of logical address space is 2^m and a page size is $2ⁿ$ addressing units (bytes or words), then the high-order $m - n$ bits of a logical address designate the page number, and the n low-order bits designate the page offset. Thus, the logical address is as follows:

where p is an index into the page table and d is the displacement within the

page.

Logical address to physical address:

As a concrete (although minuscule) example, consider the memory in the Figure below. Using a page size of 4 bytes and a physical memory of 32 bytes (8 pages), we show how the user's view of memory can be mapped into physical memory. Logical address 0 is page 0, offset 0. Indexing into the page table, we find that page 0 is in frame 5. Thus, logical address 0

[05] CO3 L3

 $[05]$ $CO3$ $L2$

7 (b) Answer the following: (i) What is proportional frame allocation? (ii) What is Thrashing? (iii) What causes thrashing? (iv) How does the system detect thrashing? (v) How can thrashing be prevented? (i) In proportional allocation which we allocate available memory to each process according to its size. Let the size of the virtual memory for process *pt* be *si,* and define S=Σ*si* Then, if the total number of available frames is *m,* we allocate *a,* frames to process pi, where *a,* is approximately *a, = Sj/S* x *m.* (ii) If the process does not have the number of frames it needs to support pages in active use, it will quickly page-fault. At this point, it must replace some page. However, since all its pages are in active use, it must replace a page that will be needed again right away. Consequently, it quickly faults again, and again, and again, replacing pages that it must bring back in immediately. This high paging activity is called **thrashing.** A process is thrashing if it is spending more time paging than executing. **(iii) Causes of Thrashing:** Consider the following scenario. The operating system sees CPU utilization is too low, it increase the degree of multiprogramming by introducing a new process to the system. A global page-replacement algorithm replaces pages. Now suppose that a process enters a new phase in its execution and needs more frames. It starts faulting and taking frames away from other processes. These processes need those pages, however, and so they also fault, taking frames from other processes. These faulting processes must use the paging device to swap pages in and out. As they queue up for the paging device, the ready queue empties. As processes wait for the paging device, CPU utilization decreases. The CPU scheduler sees the decreasing CPU utilization and *increases* the degree of multiprogramming as a result. The new process introduces in turn causes more page faults and a longer queue for the paging device. As a result, CPU utilization drops even further, and the CPU scheduler tries to increase the degree of multiprogramming even more. Thus Thrashing occurs, and system throughput plunges. The page fault rate increases tremendously As a result, the effective memoryaccess time increases. No work is getting done, because the processes are spending all their time paging. **(iv)Detection of Thrashing:** The system can detect thrashing by evaluating the level of CPU utilization as compared to the level of multiprogramming. It can be eliminated by reducing the level of multiprogramming. **(v)Preventing Thrashing:** To prevent thrashing, we must provide a process with as many frames as it $[05]$ $[CO2]$ L1

3 Frames $F15$ 2 $\frac{6}{16}$ $\begin{array}{|c|c|c|}\n2 & 2 & 3 & 7 \\
6 & 6 & 8 & 3 \\
2 & 2 & 1 & 1\n\end{array}$ $\overline{3}$ 23 \overline{c} 321
 22
 72
 72 $4\overline{6}$ $\frac{5}{4}$ $\frac{6}{3}$
 $\frac{3}{16}$ x^{4}
 x^{2}
 x^{3} \langle 1 $\frac{2}{13}$ x^2 $A8F = 16$ opti mal $\frac{4}{12}$ 562137
 2233
 $25x6$
 66 $\begin{array}{|c|c|c|}\n 3 & 2 & 1 \\
 & 3 & 3 \\
 \hline\n & 2 & 2 & 1 \\
 & 6 & 1 & 1\n \end{array}$ $\overline{\mathbf{3}}$ $2|1|$ $\overline{2}$ 6 $|3|$ 32名 $\vert x \vert$ $\sqrt{2}$ $\frac{1}{2}$ x^2 \times 3 $HPF = 11$ LEU $|6|2|1|3|7|6|3|2|1|236$ $2|1|5$ 11 \leq $\overline{2}$ \mathbf{z} $\begin{pmatrix} 5 \\ 2 \\ 1 \end{pmatrix}$ -6 1 63 $\begin{array}{c} 4 \\ 2 \\ 3 \end{array}$ \mathbf{r} $\frac{5}{6}$ $\frac{5}{6}$ $6/3$
 2 \mathbf{R} $\mathbf{1}$ $x4$ $\sqrt{2}$ $|3|$ \overline{z} 2 x^2 x^2 $\left| \cdot \right|$ $|2|$ 3 $x3$ $\#PF = 15$ 5 Frames $P(P)$ $6|2||3|7|6|3|2||1|2|3|6$ $3|4|2$ 5 \mathcal{L} 2 \mathbf{r} 6 $\pmb{\epsilon}$ $|6|$ ζ $x6$ \mathbf{I} \mathcal{L} \mathbf{I} $\overline{1}$ \mathbf{I} 13345 $\frac{2}{3}$
 $\frac{4}{3}$ $\begin{bmatrix} 2 \\ 3 \\ 4 \end{bmatrix}$ $\overline{1}$ $\bar{\chi}$ $\sqrt{2}$ $\frac{1}{2}$ 22 $\overline{\mathbf{r}}$ $\overline{1}$ $\overline{1}$ \mathbf{z} 3 $\sqrt{3}$ $\frac{3}{5}$ $\frac{3}{x^2}$ $\frac{4}{5}$ $\sqrt{3}$ $x4$ $\overline{5}$ $HPF = 10$ T **TRATIONAL**
INSTRUMENTS opsimal \overline{z} 3 4 $\overline{2}$ 2 2 \overline{b} ₹ 舌 5 G

8 (b) What are Translation Lookaside Buffers (TLBs)? Explain TLB in detail with a simple paging system with a neat diagram.

```
[05] [CO3] L1
```
Translation look-aside buffers (TLBs) are a special, small, fast lookup hardware cache. The TLB is associative, high-speed memory. Each entry in the TLB consists of two parts: a key (or tag) and a value.

When the associative memory is presented with an item, the item is compared with all keys simultaneously. If the item is found, the corresponding value field is returned. The search is fast; the hardware, however, is expensive.

Typically, the number of entries in a TLB is small, often numbering between 64 and 1,024.

The TLB is used with page tables in the following way. The TLB contains only a few of the page-table entries. When a logical address is generated by the CPU, its page number is presented to the TLB. If the page number is found, its frame number is immediately available and is used to access memory. The whole task may take less than 10 percent longer than it would if an unmapped memory reference were used.

If the page number is not in the TLB (known as a TLB miss), a memory reference to the page table must be made. When the frame number is obtained, we can use it to access memory. In addition, we add the page number and frame number to the TLB, so that they will be found quickly on the next reference. If the TLB is already full of entries, the operating system must select one for replacement. Replacement policies range from least recently used (LRU) to random. Furthermore, some TLBs allow entries to be wired down, meaning that they cannot be removed from the TLB. Typically, TLB entries for kernel code are wired down.

END