USN

M.Tech. Degree Examination, December 2011 VLSI Design Verification

Time: 3 hrs.

L27:

end

Max. Marks:100

Note: Answer any FIVE full questions.

1 With respect to SOC design flow, explain the need of verification.

(06 Marks)

For the following code, generate the code coverage analysis:

(14 Marks)

```
L1:
       always@(current_State or areq1 or areq0 or rid)
L2:
       begin
L3:
          next state = idle;
          case(current_state)
L4:
L5:
             idle:
                if ((areq1 = 1 \&\& areq0 = = 0) \text{ or } (areq0 = = 1 \&\&
L6:
                   areq1 = 1 \&\& rid = 2'b01)
L7:
                   next state = master2;
L8:
                else if((areq0 = 1 \&\& areq1 = 0) or (areq0 = 1 \&\&
                       areq1 = 1 \&\& rid = 2'b00)
L9:
                   next state = master1;
L10:
                else
L11:
                   next_state = idle;
L12:
             master1:
L13:
                if (areq 1 = 1)
L14:
                   next state = master2;
L15:
                else if (areq 1 = 0 \&\& areq 0 = 0)
                   next state = idle;
L16:
L17:
                else
L18:
                   next state = master1;
L19:
             master2:
L20:
               if (areq0 = = 1)
L21:
                   next state = master1;
L22:
                else if (areq 1 = 0 \&\& areq 0 = 0)
L23:
                   next state = idle;
L24:
               else
L25:
                   next state = master2;
L26:
          endcase
```

- Distinguish between testing, verification and post-silicon validation. a.
- (08 Marks)
- What is the need of test benches in the system level verification? Write a test bench to test b. for functional verification of a 3-bit Mod 6 counter. (12 Marks)
- 3 Explain the mixed signal simulation environment with respect to selection and limitations. Also explain the parameters involved into perform simulation, using SPICE. (10 Marks)

b. For the below property specifications of an arbiter ASB|APB bridge of Bluetooth SOC, execute model checking for the mentioned property details, with respect to constraints and state variables. i) Liveness property of arbiter After(arbiter \cdot areq0 = = 1) eventually(arbiter \cdot agnt0 = = 1) ii) Mutual exclusive property of arbiter Never((arbiter \cdot agnt0 + arbiter \cdot agnt1 + arbiter \cdot agnt2) > 1) iii) Pstb single property of ASB|APB brige After(bridge-pstb = = 1 && bridge-bclk = = rising)Never(Clock tick count > 1) iv) Pselx signal line property with reference to Pstb line of ASB|APB bridge $After(bridge \cdot pstb = = rising)$ Never(bridge-pselx[X] = = rising \parallel bridge-pselx[X] = = falling) (10 Marks) Unless After(bridge·pstb = = falling) (10 Marks) Distinguish between EBS and CBS. Explain the emulation with respect to environment, selection and limitations. (10 Marks) a. Write a detailed note on the rapid prototyping systems. (10 Marks) 5 b. Mention the guidelines and methodology of FPGA based design. (10 Marks) a. With respect to perform, selection, methodology and guidelines, explain the static timing 6 (10 Marks) verification. b. In DSM design, on which issues physical effects will be analyzed? Explain briefly.(10 Marks) (10 Marks) a. With a neat diagram, explain the model checking approach. 7 b. Explain the first order logic of formal systems. (10 Marks) 8 Write short notes on: a. Binary decision diagrams (10 Marks) b. IP reuse. (10 Marks) c. Equivalence checking d. White, black and gray box testing.