

# 2002 SCHEME

USN

--	--	--	--	--	--	--	--	--	--

CS33


## Third Semester B.E. Degree Examination, June/July 2013 Logic Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions.

- 1 a. Prove the following:
- $\overline{xy} + yz \overline{xz} = xy + \overline{xz}$
  - $\overline{xy} + xz + \overline{xy} + xy = 1$
  - $(x + y)(\overline{xy} + z)(\overline{y + xz}) = \overline{x}y.$
- b. Complement the following Boolean expressions:
- $f = \overline{y}(\overline{xz} + xyz)$
  - $f = xz(\overline{xz} + \overline{xy})$
- c. Implement the following using NAND gates:
- $f = x\overline{y} + xz$
  - $f = x + \overline{y}z$
- 2 a. Using k-map find out SOP expression for  
 $f(w, x, y, z) = \sum m(0, 1, 5, 6, 7, 8, 9)$   
 $+ \sum d(10, 11, 12, 13, 14, 15).$
- b. Using Quine McClusky method find out SOP expression for the following function:  
 $f(x, y, z) = \sum m(0, 1, 3, 4, 6, 7).$
- 3 a. Write complement of the following in disjunctive canonical form
- $f(x, y, z) = \sum m(0, 2, 5)$
  - $f(x, y, z) = \pi M(1, 2, 5, 7)$
  - $f(x, y, z) = \sum m(1, 4, 6).$
- b. Design full adder to add 2 bits  $a_i$  and  $b_i$  along with carry  $c_i$  and generate and implement sum  $s_i$  and carry  $c_{i+1}.$
- 4 a. Explain the following properties of integrated circuits of SSI type.
- Propagation delay
  - Noise margin
  - Fan-in
  - Fan-out.
- and compare TTL and CMOS gates in respect of these properties.
- b. With circuit diagram, explain the operation of CMOS NAND gate and what are the advantages over corresponding TTL gates.
- 5 a. Realize the function using 8 to 1 MUX treat a, b, c, d as select lines  
 $f(a, b, c, d) = \sum m(0, 1, 5, 6, 7, 9, 10, 15).$



CMRIT LIBRARY  
BANGALORE - 560 087

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  
2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

- b. Implement the following functions using  $3 \times 4 \times 2$  PLA.

$$f_1(a, b, c) = \sum m(1, 2, 3, 7)$$

$$f_2(a, b, c) = \sum m(1, 5, 7).$$

(10 Marks)

- 6 a. With diagram explain universal shift register. (10 Marks)

- b. Discuss what is race around condition in JK flip flop and describe master-slave JK flip flop with diagram. (10 Marks)

- 7 a. Draw the state diagram of mealy machine whose output is 1 iff the last 3 inputs were 010 assuming that the sequence could overlap. (10 Marks)

- b. Configure a synchronous 4 bit up-counter with parallel load inputs to count from 0000 to 1001 ie, Mod-10 counter and explain. (10 Marks)

- 8 Write short notes on:

- a. Ripple counter  
b. PAL  
c. Magnitude comparator  
d. Decoder.

(20 Marks)

