2002 SCHEME

USN

**CS33** 

## Third Semester B.E. Degree Examination, December 2011 **Logic Design**

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions.

- 1 Prove that:
  - $x\overline{y} + y\overline{z} + x\overline{z} = x\overline{y} + y\overline{z} + x\overline{z}$ b. If  $\overline{wx} + y\overline{z} = 0$ , then prove that,  $wx + \overline{y}(\overline{w} + \overline{Z}) = wx + xz + \overline{x}\overline{z} + \overline{w}\overline{y}Z$

(04 Marks) (05 Marks)

- c. Implement the following function with only four NAND gates. Only the normal inputs are available.  $F = \overline{wxz} + \overline{wyz} + \overline{xyz} + + wxyz$ , donteare = wyz. (06 Marks)
- d. Express the Boolean function,  $f(x, y, z) = x + \frac{1}{xz}(y + z)$  in minimal canonical sum of products and products of sums expressions. (05 Marks)
- 2 a. Using Karnangh map, determine all minimal sum of products and minimal products for the Boolean function,  $f(w, x, y, z) = xz + x\overline{yz} + \overline{wxy} + \overline{wyz}$ . (06 Marks)
  - b. Let  $g(w, x, y, z) = \sum m (1, 3, 4, 12, 13)$  and  $f(w, x, y, z) = \sum m (0, 1, 3, 4, 6, 8, 10, 11, 12, 13)$ Determine a minimal sum and a minimal product for the function h(w,x,y,z) such that  $g(w, x, y, z) = f(w, x, y, z) \cdot h(w, x, y, z).$ (08 Marks)
  - c. You are supplied with just ONE NOT gate an unlimited amount of diode gates and are required to design a circuit which realizes the expression, T (w, x, y, z) =  $\frac{1}{wx} + \frac{1}{xy} + \frac{1}{xz}$ . Only unprimed variables are available as inputs. (06 Marks)
- a. Using Quine-McClnskey method, obtain all the prime implements and minimal sum of 3 products for the function,  $f(w, x, y, z) = \sum m(0, 1, 2, 6, 7, 9, 10, 12) + dc(3, 5)$ . (10 Marks)
  - b. For the Boolean function given, determine a minimal sum and a minimal product, using variable entered maps, where w,x and y are the map variables.  $f(w, x, y, z) = \sum m(1, 5, 6, 7, 9, 11, 12, 13) + dc(0, 3, 4).$
- a. Describe, how a MOSFET con be sued as a resistor.

(10 Marks) (06 Marks)

b. Explain the functioning of two input CMOS Nand gate, with a truth table.

(08 Marks)

c. Compare the characteristics of logic families with various parameters, TTL, MOS and CMOS.

(06 Marks) (08 Marks)

Design an 8 to 3 line encoder and show its logic diagram and operation. 5 a.

b. Write the structure of programmable read only memory. Implement the functions,  $f_1(x_2, x_1, x_0) = \sum m(0, 1, 2, 5, 7)$ 

 $f_2(x_2, x_1, x_0,) = \sum m(1, 2, 4, 6)$  using PROM.

(08 Marks)

c. Write a note on programmable array logic devices.

(04 Marks)

a. Design and explain the operation of a subtractor, with a logic diagram.

(07 Marks)

b. Realize the functions  $f_1(x_2, x_1, x_0) = \sum m(0,2,4)$ 

 $F_2(x_2, x_1, x_0) = \sum m(1, 2, 4, 5, 7)$ , using a decoder circuit.

(05 Marks)

- Implement the function  $f(w, x, y, z) = \sum m(4, 5, 7, 8, 10, 12, 15)$  using 4 to 1 multiplexers and external gates.
- Design a synchronous Mod-6, counter, using clocked J K flip-flops. Draw the complete 7 circuit diagram. (10 Marks)

Explain the functioning of serial-in, parallel-out unidirectional shift register with a logic diagram and output waveform. (10 Marks)

- Design a synchronous counter whose counting sequence is 0,1,4,6,3,5,0,1...... Use JK 8 flip-flops for implementation. (10 Marks)
  - b. How an analysis of clocked synchronous sequential network is performed? Explain with an example. (10 Marks)