

Semester B.E. Degree Examination, June/July 2014 Logic Design

Max. Marks: 100

Note: Answer any FIVE full questions.

- Express the following Boolean function as sum of minterms and product of max terms (04 Marks) F(x, y, z) = (xy + z)(xz + y).
 - Réduce the expression using appropriate formula

 $F = A B + C(A \cdot B + AC)$

(04 Marks)

- Define the following, with an example:
 - ii) Canonical SOP
- iii) Disjunctive canonical form

(06 Marks)

Prove NOR and NAND gate are an universal gates. d.

(06 Marks)

Reduce the following expression using K-Map and implement it using basic gates: 2

 $F(A, B, C, D) = \pi M(0, 1, 2, 6, 8, 10, 11, 12).$

(08 Marks)

Reduce the following function using K - MAP technique and identify prime implicates and essential prime implicants.

 $F(A, B, C, D) = \sum m(0, 12, 3, 6, 7, 13, 15)$.

(06 Marks)

- Obtain the real minimal expression for $F = \sum m(1, 2, 4, 6, 7)$, using K MAP and implement (06 Marks) it using universal gates.
- Obtain the minimal expression for $F = \sum m(1, 3, 13, 15) + \sum d(8, 9, 10, 11)$ using the Quine 3 Mc Clusky method. (12 Marks)
 - Simplify the following equation using MEV method: $F(W, X, Y, Z) = \sum m(2, 4, 5, 10, 11, 14) + \sum d(7, 8, 9, 12, 13, 15).$

(08 Marks)

- Explain the TTL with totem Pole output stage.
 - Explain with the help of circuit diagram the tristate TTL logic. b.

(06 Marks) (08 Marks)

Explain with the help of circuit diagram the working of two input CMOS NOR gate.

(06 Marks)

- Design two bit binary comparator. 5 a.
 - Explain the concept of carry look ahead adder. b.

(07 Marks) (07 Marks)

Show have the PLA circuit shown below would be programmed to implement full adder.

(06 Marks)




Fig. Q5(c)

6. a. Implement $F(w, x, y, z) = \sum m(1, 3, 4, 11, 12, 13, 14, 15)$ using 8:1 MUX. (07 Marks)

D. Bring out the differences between combinational and sequential circuits. (05 Marks)

c. Explain Master-Slave JK-FF with the help of timing diagram. (08 Marks)

a. What are shift registers, explain the different forms of shift registers. (10 Marks)

b. Design a synchronous MOD – 6 counter.

(10 Marks)

8 a. Obtain a reduced state table and reduced state diagram for the sequential machine whose state diagram is shown below:

(08 Marks)




Fig. Q8(a)

- b. Bring out the comparison between synchronous sequential circuit and asynchronous sequential. (06 Marks)
- c. Write a note on the following clocked sequential circuit models:
 - i) Moore model
 - ii) Mealy model.

(06 Marks)

CMRIT LIBRARY
BANGALORE - 560 037

2 of 2