CMR INSTITUTE OF TECHNOLOGY

USN
-----



## Internal Assesment Test –I

Sub:	MICROPROCESSO	Code:	10EC62									
Date:	27 / 03 / 2017 Duration: 90 mins Max Marks: 50 Sem: VI							Branch:	ECE/TCE			
	Answer Any FIVE FULL Questions											

		Marks	• • • • • • • • • • • • • • • • • • • •	
			CO	RBT
1	Given that $DS = 5000H$ , $CS = 0800H$ , $SS = 0C20H$ , $ES = F000H$ , $BP = 0030H$ , $SP = 0123H$ , $SI = 0A12H$ , $DI = ABCDH$ , $BX = 5678H$ ; identify the addressing mode and determine the physical address resulting from the following:  i) $add \ ax$ , $[si]$ , $ii$ $mov \ al$ , $[1000]$ , $iii$ $mov \ [bx + si + 06]$ , $iv$ ) $mov \ bx$ , $[bp + 50]$ , $v$ ) $mul \ word \ ptr[BX]$	[10]	CO2	L3
2	Discuss the addressing modes of 8086 in detail.	[10]	CO2	L2
3	Write an ALP to find the factorial of any number between 0H to 8H.	[10]	CO1	L3
4 (a)	Discuss the different instruction formats of 8086. Also write the machine code for the following instructions if the first byte for MOVE instruction is "100010DW"  i) MOV AL, num[SI], ii) MOV num[BX], DX, where num = 0100H	[07]	CO2	L2
(b)	Discuss the significance of instruction queue available in 8086. Justify why instruction queue is known as look-ahead feature of 8086?	[03]	CO1	L2
5	Explain the architecture of 8086 microprocessor with a neat block diagram.	[10]	CO2	L3
6	Write an ALP to compute the value of a function $Y = 3 * X + 5$ . Where $X \to 0$ to 9 and Adjust the value of Y in unpacked BCD format.	[10]	CO2	L3
7	Write an ALP to find the number has an even or odd parity. If parity is even set DL to 00; else set DL to 01. Also to find the given number is an odd or even number.	[10]	CO2	L3

Course Outcomes				PO3	P04	PO5	P06	PO7	P08	P09	PO10	PO11	PO12
CO1:	Describe the architecture of 8086 processor	3	3	2	-	-	-	-	-	1	-	-	-
CO2:	Solve computational problems using instruction sets of 8086 microprocessor and 8087 coprocessor	3	3	2	-	-	-	-	-	1	-	-	-
CO3:	Analyze and optimize the execution time and memory requirement of a program.	3	3	2	-	-	-	-	-	1	-	-	-
CO4:	Apply software and hardware interrupts	3	3	2	-	-	-	-	-	1	-	-	-
CO5:	Illustrate the interfacing of different input and output peripherals withMicroprocessor and the communication through serial & parallel ports.	3	3	2	_	-	-	-	-	1	-	-	-
CO6:	Comparethe features of 80x86 family of Microprocessors	3	3	2	-	-	-	-	-	1	-	-	-

Cognitive level	KEYWORDS
L1	List, define, tell, describe, identify, show, label, collect, examine, tabulate, quote, name, who, when, where, etc.
L2	summarize, describe, interpret, contrast, predict, associate, distinguish, estimate, differentiate, discuss, extend
L3	Apply, demonstrate, calculate, complete, illustrate, show, solve, examine, modify, relate, change, classify, experiment, discover.
LA	Analyze, separate, order, explain, connect, classify, arrange, divide, compare, select, explain, infer.
L5	Assess, decide, rank, grade, test, measure, recommend, convince, select, judge, explain, discriminate, support, conclude, compare, summarize.

PO1 - Engineering knowledge; PO2 - Problem analysis; PO3 - Design/development of solutions; PO4 - Conduct investigations of complex problems; PO5 - Modern tool usage; PO6 - The Engineer and society; PO7-Environment and sustainability; PO8 - Ethics; PO9 - Individual and team work; PO10 - Communication; PO11 - Project management and finance; PO12 - Life-long learning



Given that Ds = 5000h, cs = 0800h, ss= 0020h, Es = F000h BP = 0030h , SP = 0123h , SI = 0A12h , DI = ABCDh, BX = 5678h I don'tify the addressing mode and determine the physical address susulting from the bollowing

(1) add ax, [SI]. (1) moval, [1000], (11) mov (bz+SI+06], al

( mov bx, [bp+50], ( mul. woord ptr[BX).

-[10 marks]

> Given: DS = 5000h, CS = 0800h; SS = 0670h, ES=05000h BP=0030h, SP=0123h, SI=0A12h, DI=ABCDh, BX=5678h

(1) add ax,[SI] Addressing mode: Register of Indirect or. Indexed addressing mode. ol mark

Physical address calculation.

Sigment address:[DS] = 5000h X10h

PA= [DS] xioh + [SI] = 50000h + 0A12h. PA = 50A12h. - 01 mark



ii) moval, [1000]

addressing mode: Bonnesticte addressing mode.

- 01 mark

Physical address calculation:

[DS] Xioh + Effective address = [EA]

= 5000h Xioh + 1000h

PA = 51000h

-01 marks

(11) mor [bx+si+06], al.

addressing mode: Based indexed with displacement addressing mode.

Based indexed relative addressing mode.

Physical address calculation:

[DS] x loh + [bx] + [SI] + Displacement = = 5000h x loh + 5678h + 6006h

PA = 56090h

- 01marks

M mov bx, [bp+so]:

Addressing mode: Based nelabier addierning:

Physical addressing mode. calculation.

PA = [SS] x 10h + [BP] + 50.

= 0C20hx10h + 0030h + 50h

PA = DC2804.

-olmarks

mul word per[BX]

addressing mode: Based addressing mode.

Physical addressing mode

PA = [DS] XIOH +[BX]

= [500@] xioh + [5678h]

- 55678h. \_\_\_ 01 mark



3 Discuss the addressing modes of 8086 in detail.

The way in which an operand is specified is called its addressing mode.

@Immediate addressing mode;

8 or 16-bit add data is a part of the instauction

Datum

En: mov Ax, 0005h

6 Direct:

16-bit address que datum is part que instruction.

EA Datum

En: mov AX, [5000b]

E) Register: Datum is in sugretion as expecifically the instruction

Instruction Register

En: MOV BX,AX.

94	
SMR.	

O Register Indirect:

Effective address to g the datum is in base aggister BX or an indix negister

Instruction Register memory

Begister Palum


EA\*

Dalum

-Ez: mov AX, [BX]

@ Register Relative:

The effective address 1s sum g an 8-or 16-bit displacement and the contents q a base negristinos an index negristin.





f) Based Indexed:

Effective address is the sum of base negister


and an index negistor.

EA = \( (BX) \) + \( (BI) \) \( \begin{align\*} \text{Base Reg Index | Title | Reg | Strip | Register | Registe

(3) Relative Based Indexed

EA is the sum gan 8-bit or 16-bit displacement and a based indexed address

EA = S(Bx)) + S(SI)) + 8-bit displa




EX, mov AX, 50h [ABX][SI]

## ( Intrasegment direct:


8-00 16-bit displacement and the wovent contents of IP. When the displacement is 8 bits long reford as a short jamp.

Instruction.



(i) Intrasegment Indirect.

of a negistro or memory location is that is accessed. using any of the above data-related addressing mades except the immediate mode.



Destre Intersegment direct: Replaces the contents of IP with part of instruction and the contents of with another part of instruction.

Instr	uction	cs 1	Y fell
Offset	Segment	7	1
		*	JIP.

Inter Segment Indirect: Repleaces the contents of IPSCS with the contante a boo consecutive woods in memory that are reported reprende veing any g the above data-related addressing modes and register modes. & except the immediate Two conscendire Instruction roads in whomas > Branch address gf EA computed Addressing according to adrewing mode Signent adores.

10 XI = 10 marly

3) Write an ALP to find the factorial of any number between 0H to 8H. 10 Marks

```
.model
small
.data
   num dw 08h
   fact dw?
                                                     03 Marks
.code
   start: mov ax, @data
         mov ds, ax
         mov ax,00h
          mov al, byte ptr num
         xor al, 0
         jnz skip
          mov fact, 01h
         jmp stop
     skip: mov al,01
     back: mul word ptr num
         dec num
         jnz back
         mov fact, ax
     stop: mov ax, 4c01h
         int 21h
   end start
                                                     07 Marks
```

Instruction size varies forcon one byte to
Six bytes. The opcode and addressing modes
designations are in the birst or second byte q
anthe instruction. (i) One byte Enstouction-implied operand. op code are byte instruction-rigistermode Opcode REG REG-Registor R/m-Register/memory MOD-mode Disp-Displacement Daba- Immediate date

(iii	Register to Register
	Opcode III REG RIM
(1)	Register to from memory with no displacement.  Opcode [mod REG RIM]
(V)	Eigister to/trom memory with displacement
	opcode mod REG RIM Low order DISP
	if 16-bit displacement
(VI)	Immediate operand to negister.
	Opcode [11 opcode RIM] Low order data High order data
(M))n	mediate operand to memory with 16-bit displacemen
ope	rede med opcode RIM Loworderdisp highorderdisp
× 50	Low order data High order data
7	Any 6x0.5 marks each 23 marks
	23 marles

CMR



(i) mov Al, num[SI] where num= 0100h.
Theaddressing mode is Indexed sulabre or Register relative.
Instruction fromat is register to brom memory
with displacement.
[0000010] [1000001000 [0000000] [1000000] [0000000] [0000000]
10001010 [1,0 0,0 0 1 0 0 0000000 0000 0
(i) Mor num[BX], DX [machine code is = 84840001h.]
Register Relative mode oo.
Based Relative addressingmode.  Instruction tomat is negistor to memory.  open with displacement.
100010 01 10 010 111 00000000 000000000
89 97 00 01
machine code 11 = 89970001h   -02 marle

Discuss the significance of instruction queue available in 8086. Pustify tohy instruction queue is known as land is known as look-ahead traluse 9 8086?

Instruction queue is 6-toy a instruction regishr q 8086. It is a 6 byte first-in first-out queue. This is continually being billed behenereir the system bus is not needed too some other operation. This Hunce this instruction queen i's called "look-ahead" feature of. 8086. It increases the CPUS throughput because much of the time the next instruction is already in the CPU when the present instaution completes ils execution. 03 marles

## 5) Explain the architecture of 8086 microprocessor with a neat block diagram.

The block diagram of 8086 microprocessor architecture is as shown below:




Fig: Architecture of 8086

The complete architecture of 8086 can be divided

@ Bus interface unit (BIU)

6 Execution unit. (EU).

2

Bus interface unit contains the circuit & boo physical address calculation and a preceding instruction byte queue (6 bytes long). The bus interface unit makes the system bus signals available poo exbral interfacing q the devices. The Establishing. a communication withe external devices and peripherals including memory. The complete physical addous which is 20-bits long is generaled using Segment and offset negrebors, back 46-bits logg. Tristruction pointer negister [IP) considered with cade signent origistor (CS) to calculate the address of the instruction. Similarily Stackpointer [SP] with stack sigment nigister[55], Destination inder [DI] with Exboasigment and source index[SI], BX and/or [DI] or combination of all three negister with Datasegment registor [OS] for data. data.

All the register 16-bit long. Contents q segment registers is multiplied with 10h and is added with the contents q the negistors as discussed above.



for example: cs = 1000h & IP = 5678h.

[CS]X10h+[IP]=[1000h]X10h+5678h.

= 10000h +5678h

15678h.

Instruction queue which is a byte in size. is used to forefeeth the next implous next instructions while the current instruction is being executed. Sobile instruction il executed exsystem bus is bose, this time is ubliged to tetch the next instruction. This could improve the performance throughput 9 8086; being being being while others exe instruction & is felicing being fitched by BIU, EU can execute the is workt

decoded instruction.

Manimumber one mega byte (IMB) a memory can be interfaced to 8086. A program IMB memory 18 divided into different sigments each q size 64kB. The different sigments are

( Code Segment (CS)

(2) Pata Segment (OS)

(3) Extora Segment (ES)

(10) Stack Signent (55) Each signent starting address 18 stored in cs, DS, ES & SS siegistoned And is convented into 20 bit address by multiplying with 10h. CMR

Signents. ean be overlapping and non overlapping.

Execution Unit (EU) consists q decoding circuit used to decode the instruction, blong with the clocking and external control signals, control signals is generated. All resecutes ALU is used to perform arithmetic and logical instructions. Operations.

Registrated is available in 8086. It consists que 16-bit general purpose registers namely.

AX, BX, CX, DX. All these registers can also be used programmed as 28-bit registers. Such as For example Ax can be used as AH and AL.

28-bit registres higher and lower bytes.

Similarily BX as BH4BL, CX as CHECL and DX as DH&DL.

These 16 bit register can also perform some special functions. Ax can be used as accumulator BX used to stoo base address hence it is called as base negister & CX is used as counter and DX is used to stook the address gline input address g input and output devices.

Along with general purpose negisters, a set of special purpose negisters are used such as SI, DI, BP known & SP known as source index destination index, base pointer & stack pointer quepectively.

Stack pointer is used for be accus any location of stack memory. Stack memory.

A 16-bit gregister known as program status word used to store the status of the corrently executing programs.

executioning program.

unused. The organization of this aregister is as Shown below

15	14	13	12	11	.10	9	8	7	.6	5	u	2	2	1	0
X.	X	:X	X	0	D	1	$ \tau $	2	Z	. <b>X</b>	Ą	X	P	×	[]

Carry flag(c) = Flagis set when there is a carryout q MSB. 4000 borrow into MSB in case q additions or subtraction.

Parity flag (p) = Flag is set to when lower byteg the assuft contains even number q i's:

Auxillary Carryflag (A): This is set if there is a carry brom lower nibble to upper nibble.

Zer paoflag(z): This is set if the result of the computation or comparison performed by the

Sign Hag (s): This Hag is set, when the gresult quany computation is negative, Sign Hag equals the



Trap than: Excesise sets If this blag is set, the processor enters the single step exceedion mode.

Interrupts are recognized by the CPU, otherwise they are masked.

Direction blag (D): This is used by strong manipulation instructions. If this flag is 'o'. Istorng is processed beginning troop lower address to higher address. Otherwise toom higher to lower address.

Overflow flag (6): This is set, if the overflow occurs.

If the result q a signed operation is large enough to be accommodated in a distination register.

If carry broom 6th bit to 7th bit is it and there is no carry from 1th bit is o or vicevers a then overflow flag sets. otherwise overflow flag results.

- 10 marles
3(Diagram) + 3(BIU)
+4(EU)

6) Write an ALP to compute the value of a function Y = 3 \* X + 5. Where  $X \to 0$  to 9 and Adjust the value of Y in unpacked BCD format.

```
.model small
.data
m db 03h
x db 09h
c db 05h
y dw?
                                                       03 Marks
.code
start: mov ax, @data
      mov ds, ax
      mov ax,00h
      mov al, m
      mul x
      aam
      mov bl, ah
      mov ah,00
      add al, c
      aaa
      add ah, bl
      mov byte ptr y, al
      mov byte ptr y+1, ah
      mov ax, 4c01h
      int 21h
                                                       07 Marks
end start
```

7) Write an ALP to find the number has an even or odd parity. If parity is even set DL to 00; else set DL to 01. Also to find the given number is an odd or even number.

10 Marks

```
.model small
.data
      num db 89h
      od db 0h
                                                       03 Marks
      ev db 0h
.code
start: mov ax, @data
      mov ds, ax
      mov ax,00h
      mov al, num
      xor al, 00
     jp skip
      mov dl, 01h
      jmp skip1
 skip: mov dl, 00h
skip1: ror al, 1
      jnc skip2
      mov od, 01h
      mov ev, 00h
     jmp skip3
skip2: mov od, 00h
      mov ev, 01h
skip3: mov ax, 4c01h
      int 21h
                                                       07 Marks
      end start
```