

1 a. Explain ARM7 move instructions with relevant examples indicating Pre and post execution conditions.

Move Instructions

• Move is the simplest ARM instruction. It copies *N into a destination register Rd, where*

 N is a register or immediate value.

This instruction is useful for setting initial values and transferring data between registers.

Note: second operand *N for all data processing instructions. Usually it is a register Rm or* a constant preceded by #.

1b. Explain the various syntax for barrel shifter data processing instruction of ARM?

- MOV instruction where *N is a simple register. But N can be* more than just a register or immediate value; it can also be a register *Rm that has been* preprocessed by the barrel shifter prior to being used by a data processing instruction.
- Data processing instructions are processed within the arithmetic logic unit (ALU).
- MOV instruction where *N is a simple register. But N can be* more than just a register or immediate value; it can also be a register *Rm that has been* preprocessed by the barrel shifter prior to being used by a data processing instruction.
- Data processing instructions are processed within the arithmetic logic unit (ALU).
- To illustrate the barrel shifter we will take the **example in Figure 3.1 and add a shift operation to the move instruction example.**
- Register *Rn enters the ALU without any preprocessing* **of registers.** Figure 3.1 shows the data flow between the ALU and the barrel shifter.

Figure 3.1 Barrel shifter and ALU.

Example 3.2

We apply a logical shift left (LSL) to register *Rm before moving it to the destination register.*

This is the same as applying the standard C language shift operator to the register. The MOV instruction copies the shift operator result *N into register Rd. N represents the result* of the LSL operation

PRE r5 = 5 $r7 = 8$

r7, r5, LSL #2 ; let r7 = r5*4 = (r5 << 2) MOV POST $r5 = 5$ $r7 = 20$

Mnemonic	Description	Shift	Result	Shift amount y
1S	logical shift left	x LSL y $x \ll y$		$#0-31$ or Rs
LSR	logical shift right	xLSR v	(unsigned) $x \gg y$	\neq 1-32 or Rs
ASR	arithmetic right shift	xASR y	(signed) $x \gg y$	$#1 - 32$ or Rs
ROR	rotate right	xROR v	$((\text{unsigned})x \gg r) (x \ll (32 - r))$	$#1 - 31$ or Rs

Table 3.3 Barrel shift operation syntax for data processing instructions.

EXAMPLE This example of a WWS instruction shifts register r1 left by one bit. This multiplies register 3.3 rl by a value 2¹. As you can see, the C flag is updated in the cpsr because the S suffix is present in the instruction mnemonic.

> PAE cost = nzcvgiFt USER $r0 = 0.00000000$ $r1 = 0x80000004$

> > MOVS rO, rL, LSL #1

POST cpsr = nzCvqiFt USER $r0 = 0x00000008$ $r1 = 0x80000004$

Table 3.3 lists the syntax for the different barrel shift operations available on data processing instructions. The second operand N can be an immediate constant preceded by #, a register value Rm, or the value of Rm processed by a shift.

2 a. Explain the syntax of arithmetic instructions to implement addition and subtraction of 32-bit signed and unsigned values. Give examples for each instruction.

ng the Barrel Shifter with Arithmetic Instructions

The wide range of second operand shifts available on arithmetic and logical instructions is a very powerful feature of the ARM instruction set. Example 3.7 illustrates the use of the inline barrel shifter with an arithmetic instruction. The instruction multiplies the value stored in register r1 by three.

- 2b. Explain the syntax and usage of B, BL, BX and BLX instructions with necessary examples.
	- A branch instruction changes the flow of execution or is used to call a routine

The address *label* is stored in the instruction as a signed pc -relative offset and must be within approximately 32 MB of the branch instruction. T refers to the Thumb bit in the *cpsr*. When instructions set T , the

3a. Write an ARM assembly language code snippet to create an infinite loop.

Backward ADD r1, r2, #4

CMP r1, #2

MOVEQ r5, r2

B Backward

. EXAMPLE This example shows a forward and backward branch. Because these loops are address 3.13 specific, we do not include the pre- and post-conditions. The forward branch skips three instructions. The backward branch creates an infinite loop.

```
Rforward
       ADD rl, r2, #4
       ADD r0, r6, #2
       ADD r3, r7, #4
forward
       SUB r1, r2, #4
backward
       ADD rl, r2, #4
       SUB r1, r2, #4
       ADD r4, r6, r7
       \overline{B}backward
```
3 b . Write an assembly language code which uses BL instruction to call a subroutine to perform addition of three data words stored in registers. Specify the return statement with in the body of subroutine.

mov r1,#0x32 mov $r2, \text{\#}0x20$ mov $r3, \text{\#}0x16$ BL addition; call subroutine addition mov $r5, r4,$ lsl #2

addition add r4,r1,r2 add r4,r4,r3 mov pc, lr ; return statement

End; end of the code

```
EXAMPLE The branch with link, or BL, instruction is similar to the B instruction but overwrites the
    3.14 link register lr with a return address. It performs a subroutine call. This example shows
           a simple fragment of code that branches to a subroutine using the BL instruction. To return
           from a subroutine, you copy the link register to the pc.
                   RE.
                           subroutine
                                           ; branch to subroutine
                   CMP r1, #5
                                           ; compare r1 with 5
                   MOVEQ r1, #0
                                           ; if (r1=5) then r1 = 0Ŧ.
           subroutine
                   <subroutine code>
                   MOV pc, ir
                                           ; return by moving pc = 1r
```
4a. Explain with examples the different addressing modes available with single register transfer instructions.

- These instructions are used for moving a single data item in and out of a register.
- The datatypes supported are signed and unsigned words (32-bit), halfwords (16-bit), and bytes.

syntaxi supported are signed in Balancessing²

stratecond=) H Rd, addressing²

Tables 3.5 and 3.7, to be presented is Section 3.3.2, describe the *addressing*¹ and *addressing*² syntax

Single-Register Load-Store Addressing Modes

- The ARM instruction set provides different modes for addressing memory. These modes
- incorporate one of the indexing methods: **preindex with writeback, preindex, and postindex**

Table 3.4 Index methods


```
r0 = 0x000000000<br>r1 = 0x00090000PRE
              mom32[0x00009000] = 0x01010101<br>mem32[0x00009004] = 0x02020202021.08
                         F0. F1.441Preindexing with writeback:
```

```
\begin{array}{cccc} \texttt{POST(1)} & \texttt{r0} & = & 0 \times 02020202 \\ & \texttt{r1} & = & 0 \times 00009004 \end{array}
```

```
LDR
              r0. [r1. #4]
Preindexing:
POST(2) r0 = 0x02020202
        r1 = 0 \times 00009000LDR
               r0. [r1], #4Postindexing:
POST(3) r0 = 0 \times 01010101r1 = 0x00009004
```
Table 3.5 Single-register load-store addressing, word or unsigned byte.

4b.Given: mem32[0x80018] = 0x03, mem32[0x80014] = 0x02, mem32[0x80010] = 0x01, r0 = 0x00080010, $r1 = 0x00000000$, $r2 = 0x00000000$, $r3 = 0x00000000$, $r4 = 0x000800C$

Show the values updated after execution of

- LDMIA $r0!$, $\{r1-r3\}$
- STMDB $r4!$, $\{r1-r3\}$

Solution:

```
1) PRE
r0 = 0x00080010, r1 = 0x00000000 ,r2 = 0x00000000, r3 = 0x00000000
mem32[0x80018] = 0x03, mem32[0x80014] = 0x02, mem32[0x80010] = 0x01
LDMIA r0!, {r1-r3}
```
POST $r1 = 0x01$, $r2 = 0x02$, $r3 = 0x03$ $r0 = 0x0008001C$

2) PRE $r1 = 0x01$, $r2 = 0x02$, $r3 = 0x03$ r4= 0x0000800C

STMDB r4!,{r1-r3}

POST

mem32 $[0x8008] = 0x03$, mem32 $[0x8004] = 0x02$, mem32 $[0x8000] = 0x01$ r4= 0x00008000 $r1 = 0x01$, $r2 = 0x02$, $r3 = 0x03$

 $\begin{array}{lll} \text{mem32 [0 \times 80010]}&=&0 \times 01\\ \text{r0} &=&0 \times 00080010\\ \text{r1} &=&0 \times 00000000\\ \text{r2} &=&0 \times 00000000\\ \text{r3} &=&0 \times 000000000 \end{array}$ LDMIA $r01, (r1-r3)$ $\begin{array}{rcl} r0 &=& 0 \times 0008001c \\ r1 &=& 0 \times 00000001 \\ r2 &=& 0 \times 000000002 \\ r3 &=& 0 \times 000000003 \end{array}$

POST

Address pointer $\begin{array}{l} rJ = 0 \times 000000000 \\ rJ = 0 \times 000000000 \\ rJ = 0 \times 000000000 \end{array}$ $r\theta = 0.880010$

Pre-condition for LDMIA instruction.

Post-condition for LDMIA instruction.

Post-condition for LDM1B instruction.

5 (a) Explain the STACK operations in ARM7. Describe different addressing methods for stack operations.

The ARM architecture uses the load-store multiple instructions to carry out stack operations. The *pop* operation (removing data from a stack) uses a load multiple instruction; similarly, the *push* operation (placing data onto the stack) uses a store multiple instruction. When using a stack you have to decide whether the stack will grow up or down in memory. A stack is either *ascending* (A) or *descending* (D). Ascending stacks grow towards higher memory addresses; in contrast, descending stacks grow towards lower memory addresses.

When you use a *full stack* (F), the stack pointer *sp* points to an address that is the last used or full location (i.e., *sp* points to the last item on the stack). In contrast, if you use an *empty stack* (E) the *sp* points to an address that is the first unused or empty location (i.e., it points after the last item on the stack). There are a number of load-store multiple addressing mode aliases available to support stack operations (see Table 3.11). Next to the *pop* column is the actual load multiple instruction equivalent. For example, a full ascending stack would have the notation FA appended to the load multiple instruction—LDMFA. This would be translated into an LDMDA instruction. ARMhas specified an ARM-Thumb Procedure Call Standard (ATPCS) that defines how routines are called and how registers are allocated. In the ATPCS, stacks are defined as being full descending stacks. Thus, the LDMFD and STMFD instructions provide the pop and push functions, respectively.

B

Addressing methods for stack operations:

PRE $r1 = 0x00000002$ $r4 = 0x00000003$ $sp = 0x00080010$

STMED sp!, {r1,r4}

POST r1 = 0x00000002 $r4 = 0x00000003$ $sp = 0x00080008$

(b)Explain SWP instruction. Describe any one use of SWP instruction with necessary code snippet.

The swap instruction is a special case of a load-store instruction. It swaps the contents of memory with the contents of a register. This instruction is an *atomic operation*—it reads and writes a location in the same bus operation, preventing any other instruction from reading or writing to that location until it completes.

Syntax: SWP{B}{<cond>} Rd,Rm,[Rn]

PRE $\text{mem32}[0x9000] = 0x12345678$ $r0 = 0x000000000$ $r1 = 0x11112222$ $r2 = 0x00009000$

SWP r0, r1, [r2]

```
POST mem32[0x9000] = 0x11112222
     r0 = 0x12345678r1 = 0x11112222r2 = 0x00009000
```
Swap cannot be interrupted by any other instruction or any other bus access. We say the system "holds the bus" until the transaction is complete.

6 (a) What is SWI? Explain with proper syntax and an example.

A software interrupt instruction (SWI) causes a software interrupt exception, which provides a mechanism for applications to call operating system routines.

Syntax: SWI{<cond>} SWI_number

When the processor executes an SWI instruction, it sets the program counter *pc* to the offset 0x8 in the vector table. The instruction also forces the processor mode to *SVC*, which allows an operating system routine to be called in a privileged mode. Each SWI instruction has an associated SWI number, which is used to represent a particular function call or feature.

> **PRE** cpsr = nzcVqift_USER $pc = 0x00008000$ $lr = 0x003$ fffff: $lr = r14$ $r0 = 0x12$

0x00008000 SWI 0x123456

POST cpsr = **nzcVqIft_SVC** spsr = **nzcVqift_USER**

pc = **0x00000008** lr = **0x00008004** $r0 = 0x12$

(b) Demonstrate all Program Status Register Instructions with proper syntax formats.

The ARM instruction set provides two instructions to directly control a program status register (*psr*). The MRS instruction transfers the contents of either the *cpsr* or *spsr* into a register; in the reverse direction, the MSR instruction transfers the contents of a register into the *cpsr* or *spsr*. Together these instructions are used to read and write the *cpsr* and *spsr*. In the syntax you can see a label called *fields*. This can be any combination of control (*c*), extension (*x*), status (*s*), and flags (*f*). These fields relate to particular byte regions in a *psr*, as shown in Figure.

Syntax: MRS{<cond>} Rd,<cpsr|spsr> MSR{<cond>} <cpsr|spsr>_<fields>,Rm MSR{<cond>} <cpsr|spsr>_<fields>,#immediate

The *c* field controls the interrupt masks, Thumb state, and processor mode. Example shows how to enable IRQ interrupts by clearing the *I* mask. This operation involves using both the MRS and MSR instructions to read from and then write to the *cpsr*.

PRE cpsr = nzcvqIFt_SVC

MRS r1, cpsr BIC r1, r1, #0x80 ; 0b01000000 MSR cpsr_c, r1

 POST cpsr = nzcvqiFt_SVC

7 (a) Explain different types of coprocessor instructions with their syntax.

Coprocessor instructions are used to extend the instruction set. A coprocessor can either provide additional computation capability or be used to control the memory subsystem including caches and memory management. The coprocessor instructions include data processing, register transfer, and memory transfer instructions. We will provide only a short overview since these instructions are coprocessor specific. Note that these instructions are only used by cores with a coprocessor.

```
Syntax: CDP{<cond>} cp, opcode1, Cd, Cn {, opcode2}
<MRC|MCR>{<cond>} cp, opcode1, Rd, Cn, Cm {, opcode2}
<LDC|STC>{<cond>} cp, Cd, addressing
```


In the syntax of the coprocessor instructions, the *cp* field represents the coprocessor number between *p0* and *p15*. The *opcode* fields describe the operation to take place on the coprocessor. The *Cn*, *Cm*, and *Cd* fields describe registers within the coprocessor. The coprocessor operations and registers depend on the specific coprocessor you are using. Coprocessor 15 (CP15) is reserved for system control purposes, such as memory management, write buffer control, cache control, and identification registers.

(b) For the given set of Instructions write the post condition of CPSR register: Assume suitable data for cpsr. PRE cpsr=nzcvqIFt_svc

 MRS r1, cpsr BIC r1, r1, #0x80 MSR cpsr_c, r1

POST cpsr = nzcvqiFt_SVC

8. Explain different types of functions provided by INT 10H and INT 21H.

BIOS INTERRUPT (INT 10H)

INT 10h Functions

One way to display text on the screen quickly is to use the BIOS interrupt 10h functions. See the INT 10h function list elsewhere for a complete description of these functions. A brief list of the more useful functions is given here:

INT 10h / $AH = 0$ - set video mode.

input:

 $AL =$ desired video mode.

these video modes are supported:

- 00h text mode. 40x25. 16 colors. 8 pages.
- 03h text mode. 80x25. 16 colors. 8 pages.
- 13h graphical mode. 40x25. 256 colors. 320x200 pixels. 1 page.

INT 10h / $AH = 2$ - set cursor position.

input:

```
DH = row.
```
 $DL = column$.

 $BH = page$ number $(0..7)$.

INT 10h / $AH = 03h$ - get cursor position and size.

input:

 $BH = page$ number.

return:

 $DH = row$.

 $DL = column$.

 $CH = \text{cursor start line.}$

 $CL = cursor bottom line$

INT 10h / $AH = 06h - scroll$ up window.

INT $10h / AH = 07h$ - scroll down window.

input:

 $AL =$ number of lines by which to scroll (00h = clear entire window).

 $BH =$ attribute used to write blank lines at bottom of window.

 $CH, CL = row$, column of window's upper left corner.

DH, $DL = row$, column of window's lower right corner.

INT 10h / AH = 09h - write character and attribute at cursor position.

input:

 $AL = character to display.$

 $BH = page$ number.

 $BL =$ attribute.

 $CX =$ number of times to write character.

DOS INTERRUPT (INT 21H)

9 Write a program using INT 10H to:

- (a) Change the video mode
- (b) Display the letter "D" in 200H locations with attributes black on white blinking.

.MODEL SMALL .DATA MSG DB "CMRIT CSE\$" .CODE MOV AX,@DATA MOV DS,AX ;TO CLEAR THE SCREEN MOV AH,06H ; SCROLL UP MOV AL,00 ;CLEAR ENTIRE WINDOW MOV BH,07 ; NORMAL ATTRIBUTE MOV CX,0000H ; ROW NAND COLUMN OF TOP LEFT MOV DX, 184FH; ROW AND COLUMN OF BOTTOM RIGHT ; TO SET CURSOR AT THE CENTRE MOV AH,02; TO SET CURSOR MOV BH,00; PAGE 0 MOV DL, 39; COLUMN MOV DH, 12; ROW

MOV AH,4CH INT 21H END

- 10 Write an ALP that does the following:
	- (a) Clears the screen
	- (b) Set the cursor to the center of the screen

.MODEL SMALL

.CODE

; To change to video mode monochrome

START:MOV AH, 00; SET VIDEO MODE

MOV AL, 07; GREY/MONOCHROME TEXT

INT 10H

; Subcode for display character is AH=09H, BL specifies the attribute, BH specifies the page number, AL should contain the ascii value of the character to be displayed and CX contains the number of times the character to be displayed

MOV AH,09H

MOV BL,00

MOV AL,44H ;CHARCTER "D"

MOV CX,200H

MOV BL,0F0H

INT 10H

MOV AH,4CH INT 21H

END START