Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

USN

Time. 3 HASALONE

18EVE251

Second Semester M. Tech. Degree Examination, June/July 2019 Low Power VLSI Design CMR

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

Explain the needs of Low Power VLSI Design.

(05 Marks)

Explain the importance of Monte Carlo – simulation technique.

(05 Marks)

Explain the Basic principles of Low Power Design.

(10 Marks)

- How do we analyse the data correlation in DSP systems? What are the effects of data 2 correlation on bit switching frequency? (10 Marks)
 - Explain SPICE power analysis is SPICE Circuit Simulation.

(10 Marks)

Module-2

- Define static probability. Derive the equation that relates the static probability 'P' of 3 memoryless random logic signal to its expected frequency 'f'. (10 Marks)
 - b. What is entropy? Discuss the power estimation of combinational logic using entropy.

(10 Marks)

Write a note on low power digital cell Library.

(10 Marks)

Explain briefly transistor sizing for Leakage Power Reduction.

(10 Marks)

Module-3

What is gate re-organization? Explain. 5

(10 Marks)

Explain the concept BUS invert encoding to achieve low power consumption with relevant equations. (10 Marks)

OR

- Define Zero skew and Tolerable skew. Explain the concept of tolerable skew in a typical synchronous system with a pipelined or parallel architecture. Identify two cases of clock skew resulting into proper tolerable skew. (10 Marks)
 - b. Differentiate between single driver scheme and distributed scheme. Explain the concept of buffer insertion in clock tree. (10 Marks)

Module-4

- Briefly outline the principle of the following switching activity techniques: 7
 - (i) Guarded Evaluation (ii) Bus multiplexing

(10 Marks)

b. Explain flow graph transformation with operator reduction and control data flow graph and its mapping to hardware architecture. (10 Marks)

OR

- With a neat diagram, explain the working of a 8-bit Wallace Tree Multiplier. 8
 - (10 Marks)
 - Explain the concept of worst case delay for Newton-Raphson division.

Module-5

- Explain the sources of power dissipation in DRAM and SRAM. (10 Marks) (10 Marks)
 - For low power CAD framework, explain the design flow with supporting tools. b.

CMRIT LIBRARY

OR

BANGALORE - 560 037

- 10 Explain capacitance models for hardware modules and activity models for control signals a. with respect to architectural estimation. (10 Marks)
 - Explain the four phases of operations in a four phase adiabatic logic inverter. (10 Marks)