

CBCS SCHEME

18EVE12

USN

--	--	--	--	--	--	--	--	--	--

First Semester M.Tech. Degree Examination, Dec.2019/Jan.2020 ASIC Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- a. Explain the following in brief with relevant diagram.
 - Standard cell based ASICs (10 Marks)
 - Gate array based ASIC (channeled, channel less and structured gets array). (10 Marks)
- b. Explain in detail the steps involved in ASIC design. (10 Marks)

OR

- a. Explain the functioning and limitation of conventional Ripple Carry Adder [RCA], with relevant logic equations and cell diagram. (10 Marks)
- b. Explain Wallace tree multiplier. (10 Marks)

Module-2

- a. Show that $\hat{D} = NF^{\frac{1}{N}} + P + Q$. (10 Marks)
- b. Calculate the optimal stage effort and size of transistor for the circuit shown below in Fig.Q3(b). (10 Marks)




Fig.Q3(b)

OR

- a. Explain the ACT1 logic module with the help of Shannon's expansion theorem. (10 Marks)
- b. Explain the Xilinx XC3000 CLB with relevant diagram. (10 Marks)

Module-3

- a. Explain hierarchical design with suitable example. (10 Marks)
- b. Explain vectored instances and buses for 16-bit D-latch and draw the diagram for 4-bit D-latch with cardinalities. (10 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

4 FEB 2020

OR

- 6 a. List steps in ASIC physical design and describe goals and objective of each step. (05 Marks)
 b. With relevant equations, explain KL algorithm. Construct the connectivity matrix for the network shown in the below Fig.Q6(b). Also find the gain in the network graph shown if :
 i) Nodes 1 and 6 are swapped
 ii) Nodes 2 and 8 are swapped.

(15 Marks)




Fig.Q6(b)

Module-4

- 7 a. Explain the following :
 i) Power planning (10 Marks)
 ii) Clock planning. (10 Marks)
 b. Explain the concept of measurement of delay in floor planning. (10 Marks)

OR

- 8 a. Write an algorithm for iterative placement improvement method and explain briefly. (10 Marks)
 b. Explain the following :
 i) Placement using simulated annealing (10 Marks)
 ii) Timing driven placement method.

Module-5

- 9 a. Explain the goals and objectives of detailed routing and explain the routing method in an ASIC physical design. (10 Marks)
 b. Explain the goals and objectives of global routing in detail. (10 Marks)

OR

- 10 a. Explain the following :
 i) Left edge algorithm (10 Marks)
 ii) Area-routing algorithm. (10 Marks)
 b. Explain the following special routing techniques.
 i) Clock routing (10 Marks)
 ii) Power routing.
