	LIBRARY 14EVE42
--	-----------------

## Fourth Semester M. Tech. Degree Examination, June/July 2018

## Advances in VLSI Design

Max. Marks:100 Time: 3 hrs.

Note: Answer any FIVE full questions.

Compare CMOS and Bi-CMOS technology. (05 Marks) Derive an expression for the pinch off voltage in a MESFET with an active layer thickness (10 Marks) of t.

Analyze the working of MOSFETs as switches. (05 Marks)

- Calculate the threshold voltage for a realistic n-channel MIS device given the following: 2  $N_a = 10^{17} \text{ cm}^3$ ,  $Q_i = 10^{11} \text{ g/cm}^2$ , d = 20 nm and  $\phi_{ms} = -0.95 \text{ V}$ Analyze the working of a MODFET with neat diagrams. (10 Marks)
- With the help of a neat diagram analyze the working of an ideal and non-ideal MIS 3 Bring out the effect of decrease in the physical separation between the source and the drain, b.

(10 Marks)

with relevant equations, in a MOSFET.

- Determine the thickness of the Si active layer in a partially depleted SOI device if the layer is only 50% depleted in equilibrium. Assume that the Schottky barrier height is 0.72 eV, the effective density of states within the conduction band is  $N_c = 3.22 \times 10^{19} / \text{cm}^3$ , and the doping concentration is 10<sup>16</sup>/cm<sup>3</sup>. Assume that all of the donors are ionized.
  - Analyze the working of carbon nano tubes with relevant diagrams. Also bring out the advantages and disadvantages of the same. (10 Marks)
- Derive the equation for propagation time of a long polysilicon line. (10 Marks) 5 a.
  - Design a NAND and NOR gate (Two input) using nMOS pass transistor. (10 Marks) b.
- Analyze the concept of charge sharing. Give a methodology to overcome this problem. a. (10 Marks)
  - With relevant diagrams analyze the latch up problem in bulk CMOS technology. (10 Marks)
- Analyze a clocking circuit working principle. Also bring out the mechanism of clock generation, clock distribution and clocked storage elements with relevant diagrams.

(10 Marks)

- Design a 3-input tally circuit with pass transistors. (10 Marks)
- Using NOR-NOR logic implement Y = (A + B + C)(D + E + F). (10 Marks) 8 a.
  - Analyze the working of RAM based FPGA with neat diagrams. (10 Marks)

BANGALORE - 560 037