16/17EVE/ELD23

Second Semester M.Tech. Degree Examination, June/July 2018

Advances in VLSI Design

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

- Discuss different methodologies used in implementation of digital circuit. (08 Marks) 1
 - With the help of neat diagrams, explain standard cell layout methodology. (08 Marks)

OR

- Design a cell based programmable logic block by using multiplexers as function generators (08 Marks) using truth table.
 - Explain programmable mesh-based interconnect network with figure. (08 Marks)

Module-2

- Mention the different types of parasitic effects. Explain cross talk in dynamic circuits.
 - (08 Marks)
 - With the help of neat circuit diagrams, equations, explain how propagation delay of long (08 Marks) wires are reduced.

OR

- Explain dynamic reduced swing networks using suitable diagrams. (08 Marks)

 - Explain current and voltage mode transmission techniques using circuit diagrams. (08 Marks)

Module-3

- With the help of a neat block diagrams, explain plesiochronous interconnect. (06 Marks) 5
 - Define clock skew. Explain positive and negative clock skew. (10 Marks)

Explain H-tree clock distribution network. 6

- (08 Marks)
- With the help of neat circuits, explain self timed pipelined datapath.
- (08 Marks)

Module-4

- Explain the architecture for N-word memory with suitable diagrams. (08 Marks)
 - With the help of a neat circuit diagram, explain the working of 4 × 4 OR ROM cell array.

(08 Marks)

OR

1 of 2

CMRIT LIBRARY BANGALORE - 560 037

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

8 a. Determine the values of the data stored at addresses 0, 1, 2, 3 in the ROM shown in Fig.Q8(a) and explain.




Fig.Q8(a)

(08 Marks)

b. Explain all the three basic operations in a NOR flash memory with suitable figures.

(08 Marks)

Module-5

a. Explain open bit line and folded bit line architecture.

(08 Marks)

b. Explain redundancy and error correction in memory.

(08 Marks)

OR

10 a. Discuss sources of power dissipation in memories.

(08 Marks)

b. Explain data retention in SRAMS.

(08 Marks)

CMRIT LIBRARY
BANGALORE - 560 037