CMRIT	Library	Scheme	
USN I		CMRIT LIBRARY	

JSN	CMRIT LIBRAGE
7132.1	BANGALORE - 560 987

## First Semester M.Tech. Degree Examination, Dec.2017/Jan.2018 Low Power VLSI Design

Time: 3 hrs. Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

1 Explain the needs of low power VLSI design.

(05 Marks)

- Derive the expression for power dissipation in CMOS circuit due to charging and discharging of capacitance. (07 Marks)
- Explain the basic principles of low power design.

(04 Marks)

- Discuss the terms capacitive power dissipation, internal switching energy and static state 2 power with respect to gate level logic simulation. (08 Marks)
  - b. Discuss Monte Carlo power simulation,

CHART MERAN

(08 Marks)

BANSA: CHE - **560 0**37

Module-2

- Define static probability. Derive the equation that relates the static probability P of 3 memoryless random logic signal to its expected frequency 'f'. (08 Marks)
  - What is entropy? Discuss the power estimation of combinational logic using entropy. b.

(08 Marks)

OR

- Derive the relationship between the power dissipation and the stage ratio for an inverter chain. (08 Marks)
  - Write a note on low power digital cell library.

(08 Marks)

Module-3

- Explain local restructuring rules of transformation with relevant illustrations. (08 Marks)
  - With the help of an example, explain the precomputation logic optimization method to trade area for power in a synchronous digital circuit. (08 Marks)

OR

- Explain the clock driving schemes for clock distribution. Also discuss the techniques used 6 for delay reduction.
  - b. What is tolerable skew? With neat waveforms, explain the terms double clocking and zero clocking. Write the expressions to avoid them. (08 Marks)

Module-4

- Briefly explain the principle of guarded evaluation and bus multiplexing for switching activity reduction.
  - b. Draw the control data flow graph for the equation  $Y_n = a_n b_n + 3a_{n-1}$ . Also write the corresponding hardware architecture to reduce area. (08 Marks)

## CMRIT LIBRARY BANGALORE - 560 037

16/17EVE14

OR

8 a. Discuss 16-bit carry skip adder with constant block width and variable block width.

(08 Marks)

Explain 8-bit Wallace Tree multiplier.

(08 Marks)

Module-5

a. Explain the sources of power dissipation in DRAM and SRAM.

(08 Marks) (08 Marks)

b. For low power CAD framework, explain the design flow with supporting tools.

OR

 Explain capacitance models for hardware modules and activity models for data and control signals, with respect to architectural estimation. (08 Marks)

Write a note on adiabatic computation.

(08 Marks)