


Scheme Of Evaluation Internal Assessment Test 1 – Sept.2018

Sub:		Mi	icroproces	ssor				Code:	17EC46
				Max		Sem:	IV	Branch:	ECE(A,B,C,D)/
Date:	07/03/2018	Duration:	90mins	Marks:	50	Sciii.	1 4	Dianen.	TCE

Note: Answer Any Five Questions

Question #		Description		Marks Distributio n	
1		Describe with neat diagram, the internal architecture of 8086 microprocessor.	4 M 3 M 3 M	10 M	10 M



a Bus Isterface Unit (BI Anditestive of 8086 -It contains circuit for physical address calculations and predecading instruction byte queue (6) -> Ten unit is responsible for establishing communications with external devices and peripherals including memory - When the opcode is fatched and decoded, the external bus renains free for some time. This time slat is utilized in 8086 to achieve the overlapped fotch and execution cycles. - While the felchad instruction is executed internally the external lows is used to fatch the machine code of the next instruction and awayse it in a great known as predecoded instruction - It is a 6 bytes lay FIFO structure. - Once a loyle is decoded, the quare is greatinged by pushing it out and the green status is checked for the possibility of the next opende fatcheyele. - while the operate is fatched by BIU, the EV executes the previously decoded instructions concurrently.

		The BIU along with the EU forms a pipe of BIU Works under the entral of things control with. EU: It contains the register set of 8086 except segment registers and IP. 18 has 16-bit ALU, able to perform with and logic operations. - 16-bit floy register reflects the results of execution by the ALU. Decoding unit: It decodes the opcode bytes issued from the instruction byte queue. Issued from the instruction byte queue. The timing and control unit derives the necessary control signals to execute the instruction opcode received from the queue. Opcode received from the queue. The EU may pass the results to the BIU. The EU may pass the results to the BIU.			
2	a)	Describe the flag register structure of 8086 with a neat diagram. • Diagram • Explanation	2 M 6 M	8 M	10 M

- i) condition codes or status flags Flag Royister si) Markine control flags XXXX a DIT SZXACX PXCY 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 cr - carry flag o-overflow flog, | 5-sign flog X-not used. D-Desertion fly 2-zero flag
I- Interrupt flag Ac - Auxiliary D-Desertion fly: Party flag T -> Traf flag 5- Sign flag :- If a sosult of any computation is -ve of the result. For eigned computations eign flag as Ms. Z-zero flog: - If the result of computation or comparison performed by the previous instructions for in zero P- parity flag: I flag is set if and lower byte of the c-cary flag: - sat if cary out of MSB for allite on or a bossow for subtraction. T-Trap flag: If it is not process orders single atop execution node. Try interrupt is generated after the execution of each instruction. The processor executes the execution of each instruction and control is transferred to current instruction and control is transferred to Trop isterright to service Routing I - Interrept flog : - The markelle interrepts as neargnesed by caulfiles set.

		D-Direction fly: If B this lit is 0 the straight in processed beginning from the lowest address, to the lighest address, i.e. autoincrementating mode. - otherwise string is processed from the lighest address towards the bowest address, autodecrementing mode. Ac - Auxiliary Carry Flog: It is set if there's a carry from the lowest mille, i.e. or bosover from the lowest mille, i.e. lot 3, during substraction. O-Overflow flag: Set if overflow country of a signed operation is occurs, i.e. the greath of a signed operation is greated. E. autiliar of two signed numbers gregisted. E. autiliar of two signed numbers if the result overflows than 7-lists in size if the result overflows than 7-lists in size if the result overflows and operations and mere than in case of 8 list signed operations and mere than in case of 8 list signed operations, and mere than in case of 8 list signed operations, then the overflow flag well be set,			
	b)	 Differentiate between SUB and CMP instructions. SUB definition CMP definition Each carry 1 Mark SUB: Subtracts source operand from destination operand and stores the result of subtraction in destination. CMP: Compares source and destination operand by subtracting source operand from destination operand. But does not store the result of subtraction. 	2 M	2 M	
3		Determine the physical address for the following instructions, if DS=2000h, SS=3000h, ES=4000h,BP=0010h, BX=0020h, SP=0030h, SI=0040h, DI=0050h, I. MOV AL, [DI] II. MOV CX, [BX] III. MOV AL,[BP+SI] IV. MOV DS:[BX], AL V. MOV AL, [BX+1200H]	2 M 2 M 2 M 2 M 2 M	10 M	10 M

	Physical address claculation for each command\			
	3. I. MOV AL, COE			
	Physical address = DS * 10H + 0050H			
	= 2000 OH+ 0050+1			
	= 20050H			
	Physical address = DS+10H+ 0020H = 20020H			
	_ 2			
	H + 0040H+ 001			
	= 30000H+ 0040H+0010H			
	= 30050 H			
	II. MON DS: [BX], AL			
	Dervice address = DS+ 10+ + BX			
	20000H + 0020H			
	= 20020 H			
	I. MON AL, [BX+1200H]			
	Physical address = DS x 10H + 0020H + 1200			
	= 20000H + 1220H			
	= 21220H			
	212			
	Describe briefly any 5 addressing modes of 8086 with an example for each.	2 M		
	 Any 5 addressing modes with example 	2 M		
4		2 M	10	
		2 M	10 M	10 M
		2 M		

Addressing modes of 8086

1. Immediate: Data is a part of the instruction
offens as successive byte or hytes.

MOV AX, 0005 H -> 16 bit immediate.

MOV BL, 06 H -> 8lit immediate

2. Direct: A 16-lit memory address (offset)

I/O address is directly specified in the in

as a faul of it.

MOV AX, [5000 H]; 10H * DS + 5000 H -> off
[5000 H] -> offset address

IN 80H; 80H is 10 address

	mov Bx, Ax Arc 44, BL Fle operate in these instructions are provided in the negatives Bx, Ax, AL, BL respectively. In this addressing mode, the offset address of data is in Bx, SI, DI regides. The address of the memory breation which entries the data on operand is determined using the offset speciation. MOV AX, [8X] Here data is passed in a memory location in Ds whose offset allows is in 8x effective address 10 HXDS+ [8X] 5. Indeed: 91 Expected: DS is the default segment for index registers SI and DI. The case of string operation Ds and ES are the 1 MOV AX, [5I] MOV CX, [DI] Here, data is available at an offset address stread in SI in DS. The offsetive address, in, 10H & DS+[SI]			
	Briefly describe the memory segmentation of 8086. • Diagram • Explanation			
5		2 M 4 M	6 M	10 M
	The 8086 architecture uses the concept of segmented memory. The size of address bus of 8086 is 20 bits and is able to address 1 Mbytes (2 ²⁰) of physical memory. This 1 megabyte memory is divided into 16 segments and			

each segment is of 64 Kbytes. However, at any given time the 8086 works with only four segments namely code segment, data segment, extra segment and stack segment. The complete physical address of a memory location which is 20-bits long is generated using segment and offset registers, each 16-bits long.

The segment register indicates the base address of a particular segment and CS, DS, SS and ES are used to keep the base address (starting address) of a segment.

The offset indicates the distance of the required memory location in the segment from the base address, and the offset may be the content of register IP, BP, BX, SI, DI and SP.

Generating a physical address:

- ➤ The content of segment register (segment address) is shifted left bitwise four times.
- ➤ The content of an offset register (offset address) is added to the result of the previous shift operation.

These two operations together produce a 20-bit physical address. For example, consider the segment address is 2000H and the offset address is 3000H. The physical address is calculated as:


PA=Segment Address*10H + offset address

=2000*10+3000=23000H

The main advantages of the segmented memory scheme are as follows:

- Allows the memory capacity to be 1 Mbyte although the actual addresses to be handled are of 16-bit size
- Allows the placing of code data and stack portions of the same program in different parts (segments) of memory, for data and code protection.

Diagram of memory segmentation is given below.



	Describe the following instructions with example. i) ADC ii) LEA iii) IMUL			
	iv) POP sv) DIV.			
	 Explanation with example for each ADC: Syntax: ADC destination, source; destination = destination + source +CF The ADC instruction adds the source operand and the destination operandalong with CF (which may be set as a result of previous calculation). The result will be stored in the destination operand. Source operand may be a register, memory location or immediate data. Destination operand may be a register or memory location. Both destination and source operands must not be memory location. Destination operand must not be an immediate operand. All the status flags will be affected by this instruction. Examples:	ination vious erand. nediate		
6	II. LEA: (Load Effective Address) Instruction loads the address of the source label into destination register (SI, DI, BX) Ex: LEA SI, SRC Here address of the label SRC is loaded into SI register.	2 M 2 M 2 M 2 M	10 M	10 M
	III. IMUL: Syntax: IMUL SOURCE This instruction multiplies a signed byte or signed word in source operand by signed byte in AL or signed word in AX respectively. For signed byte multiplication the result will be stored in AX. For signed word multiplication the most significant word of the result is stored in DX while the least significant word is stored in AX The source Operand can be a general purpose register or memory. Cannot be a constant or immediate data. Only CF and OF are affected SF, ZF, AF, PF are unpredictable EX: Let AL = FFh and BL = 02h After Execution			
	MUL BL; AX = 01FEh			

	IV. POP: POP destination: Pop from Stack The POP instruction copies a word from the stack location pointed by the stack pointer to a destination specified in the instruction. The destination can be a general-purpose register, a segment register or a memory location. After the word is copied to the specified destination, the stack pointer is automatically incremented by 2 to point to the next word on the stack. The POP instruction does not affect any flag. EX: POP AX POP DS POP [5000H] V. DIV: Syntax: DIV SOURCE It divides an unsigned word or double word by a byte or word operand respectively. The source Operand can be a general purpose register or memory. Cannot be a constant or immediate data. CF,OF,SF, ZF, AF, PF are unpredictable EX: Let DX=0000h, AX=0005h, and BX=FFFEh			
	- DIV BX; AX=0000 DX=0005			
	 Write an ALP to copy a block of 10 data bytes from location SRC to location Template 			
	• Algorithm			
	.mode Small .stack 64H		10	
7	.data src db 10H,20H,30H,40H,50H,60H,70H,80H,90H,0A0H	4 M 6 M	M	10 M
	count equ (\$-src) lap equ 2			
	dst db count-lap dup(00h)			
	.code			

	Mov ax,@data			
	Mov ds,ax			
	Mov bx,count			
	Up: Mov al,src[bx-1]			
	Mov dst[bx-lap-1], al			
	Dec bx			
	Jnz up			
	Mov ax,4c01h			
	Int 21h			
	end			
	Verify the following instructions and correct them if any instruction is wrong.			
	Explain the operation performed by all the instructions.			
	i. ADD [2345H], AL			
	ii. INC BX,2			
	iii. SUB 0AH,AL			
	iv. MOV AX,12H			
	v. MUL AL	2 M		
8	For each instruction validation and reasoning	2 M	10	10 M
		2 M	M	
	T	2 M		
	I. ADD [2345H],AL	2 M		
	Instruction is correct.			
	Here the contents of register AL is added with the contents of			
	memory location whose offset address is 2345H of data segment			
	and the result stored in DS:[2345H].			
	II. INC BX,2			

Instruction is wrong.

It should be INC BX twice to increment the contents of BX by 2.

III. SUB 0AH,AL

Instruction is wrong. Destination cannot be immediate data.

It should be SUB AL,0AH.

AL=AL-0AH

IV. MOV AX,12H

Instruction is correct.

Here AX will get the immediate value 0012H.

AX=0012H

V. MUL AL

Instruction is correct.

Here the contents of register AL is multiplied with the contents

AL register and the result is stored in AX register.