
CMR INSTITUTE OF TECHNOLOGY






Internal Assesment Test-I									
Sub:	MICROPROCESSO	ORS						Code:	15EC42
Date:	12/03 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	4th	Branch:	ECE(A,B)
Answer FIVE FULL Questions									

 $\begin{array}{c} \textbf{Marks} & \textbf{OBE} \\ \textbf{CO} & \textbf{RBT} \end{array}$

[4+3+3] CO1 L1

1. Describe with neat diagram, the internal architecture of 8086 microprocessor.



-@ Bus Interface Unit (BIU) . (B) Execution unit (EU) Anditesture of 8086 It contains circuit for physical address calculations and predeceding instruction byte guene (6 byt -> This with it responsible for establishing communications with enternal devices and peripherals including memory - When the opcode is fatched and decoded, the external love romains free for some time. This time slat is utilized in 8086 to achieve the overlapped fetch and execution cycles. While the fetched instruction is executed internally, the external bous is used to fatch the marking the external bous is used to fatch the marking it code of the next instruction and arrange it in a great known as predecided instruction - It is a 6 leyter lay FIFO structure. - Once a loyle is decoded, the queue is growinged by pushing it out and the green status is checked for the possibility of the next opende fatcheyele. - while the operate is fatched by BIV, the - while the operate previously decoded instructions concurrently.

- The BIU along with the EU forms a pripeller Entrol weeks under the control of thing and control week.

EU: 9t contains the register set of 8086
except segment registers and IP

- 9t has 16-bit ALU, able to perform withme

- 16-bit flag register reflects the results of execution by the ALU.


Decoding unit: 9t decodes the opcode loytes
issued from the instruction loyle greene.

- The timing and control unit derives the instruction
necessary control signals to execute the instruction
necessary control signals to execute the instruction
had a fine the greene. opcode received from the queue.

- The EU may pais the nasults to the BIU
for storing them in memory.

The memory in an 8086 based system is organised as see Memory segmentation (1) as segmented memory. The complete available memory is disided into a number of logical segments. -> Each sugment in 64% loytes in eize and addressed by one of the segment registers The 16 bit contents of the segment progritor segment, point to the starting location of a particular segment. -> We need an offset address to address a specific memory location. - offset address 28 16 lit long. . maximum 216 = 64k monery locations can be accessed. Here value can be FFFFH Maximum offset value can be FFFFH - CPV 8086 able to address I Mbyter of physical -> It is divided into 16 segments, each of 64 fillyles size. 1 Mbyles = 2 10 x 210 = (2 10 x 26) x 24 = 64RBytes x 16 13 16 gatos segments. Address of the segments: 0000 H FOODH Offset address values are from 0000H to Here the segments are non-overlapping segments 1. Advantages i) Allows the memory expacts to be IMB although the actual addresses to be hardled are of 16 lit ere ii) Allows the placing of code, data and stock partions of the same program in different part of nevery, for data and code protection in) permits a program and/or its data to be put anto different areas of money each time ale program is executed, i.e. provision for

galocation is do.



- (b) If CS = 1000 H, DS = 25A0H, SS = 3210H, ES = 5890H, BX = 43A9H, BP = [02+02] CO1 L3 3400H, find the physical address of the source data for the following instructions:
 - (i) MOV AL, [BX+ 1200H]
 - (ii) ADD BL, [BP+05]

3. Describe briefly any 5 data addressing modes of 8086 with an example for each. [02*05] CO1 L1

Addressing modes of 8086

1. Immediate: Data is a part of the instruction and offens as successive byte or bytes.

MOV AY, 0005 H -> 16 bit immediate.

MOV BL, 06 H -> 8list immediate


2. Direct: A 16-list memory address (offset) or an I/O address is directly specified in the instruction as a faul of it.

MOV AX, [5000 H]; [5000 H] = offset address orderery

IN 80 H; [8011 is 10 address

3. Rayinter MOV BX, AX > The operands in Hese instructions are provided in the negetors BX, AX, AL, BL respectively. I Register Indirect In this addressing mode, the offset address of The address of the memory location which contains the data or operand is determined using the offset segisters. MON AX, [8X] Here data is present in a memory location in DS whose effect address is in Bx effective address 10 HXDS+[BX] 5. Indexed: negatives. Offset of the operand in one of the index DS is the default segment for index registery SI and DI. In case of storing operations DS and ES are the default segments of for SI and DI respectively. MOV AX, [SI] MOV CX, [DI] Here, data is available at an offset addrew stored in SI in DS. The affective address, in, IOH + DS+[SI]

4. Describe the flag register structure of 8086 with a neat diagram.



D-Direction flog: If I this lit is 'O' the else, is processed beginning from the lowest address, to the lighest address, i.e. autoincrementating made.

- otherwise string is processed from the lighest address towards the bowest address, autodecrementing mode.

Ac - Auxiliary Carry Flog: It is set if there's a carry from the lowest nibble, as during addition or bossow from the lowest nibble, i.e. or bossow from the lowest nibble, i.e. like 3, during substration.

O- overflow flog: Set if overflow common of the great operation is occurs, i.e. the greath of a signed operation is longe enough to be accomplated in a destination large enough to be accomplated in a destination of two signed numbers greated.

O- overflow flog: Set if overflow common of the signed numbers of the signed numbers.

O-overflow fly; Set if overflow and operation is occurs, i.e. the next of a signed operation is large enough to be accomplated in a destination being enough to be accomplated in a destination of signed numbers and signed operations and the signed operations and more than in case of 8 bit signed operations and more than in case of 8 bit signed operations, then the overflow flag wall be set,

5. Describe the following instructions with example. i) AAD ii) LEA iii) IDIV [3+2 CO2 L1 iv) SAR.

i)AAD - ASCII adjust before Division

The AAD instruction converts two unpacked BCD digits in AH and AL to the equivalent binary number in AL. This adjustment must be made before division. Example:

MOV AH, '6' ; AH=36 MOV AL, '2' ; AL=32 MOV BL,'8' ; BL=38 SUB AX,3030H ;AX=0602 SUB BL,30H ; BL=8 AAD ; AX=003EH DIV BL ;AX=0607

ii) LEA

Syntax: LEA Destination, Source

The LEA instruction Loads the offset (effective) address of source operand into specified destination register.

Ex: LEA BX,ARRAY; BX←Offset address of ARRAY is loaded into ; destination register BX

iii) IDIV

Syntax: IDIV SOURCE

- ➤ It divides a signed word or double word by a signed byte or word operand respectively.
- The source Operand can be a general purpose register or memory. Cannot be a constant or immediate data.
- > CF,OF,SF, ZF, AF, PF are unpredictable

Example: 16-bit division:

Let **DX=0000h**, **AX=0005h**, and **BX=FFFEh** IDIV BX; AX=FFFE DX=0001

iv) SAR.

SAR Dest, Count

- ➤ SAR instruction shifts the contents of destination operand (register/memory location) to the right either one or count specified in CL register.
- As a bit is shifted out of the MSB position, a copy of the old MSB is put in the MSB position.
- The LSB bit is shifted to the carry flag.
- This instruction preserves the sign of the number.

Example:

MOV DL,80H ; DL=80H MOV CL, 04H ;CL=04h SAR DL, CL ;DL=F8H 7. (a) Write an ALP to copy a block of 10 data bytes from location SRC to location [06] CO2 L3 DST in memory. .model small .data src db 20h,21h,22h,23h,24h,25h,26h,27h,28h,29h count equ \$-src dst db count dup (00) .code mov ax,@data mov ds,ax mov cx,count lea si,src lea di,dst back:mov al, [si] mov [di], al inc si inc di loop back mov ah,4ch int 21h end [04] CO2 L3 (b) Write an ALP to multiply two signed bytes data and store the result in memory. .model small .data num1 db 0FEH num2 db 0FEH dw 00h res .code mov ax, @data mov ds,ax mov al, num1 imul num2 mov res,ax mov ah,4ch int 21h end RESULT: 0004H [10] CO2 L3 8.(a) Correct the following instructions if any mistake, and explain the operations performed by each of them: ADD [5000H], 0100H i.

Instruction is correct.

Here an immediate data 0100H is copied to the memory location in data segment whose Offset address is 5000H.

DS:[5000H]**←**0100H

ii. INC [BX]

Instruction is correct.

This instruction increases the contents of the memory location pointed by BX by 1.

iii. NOT 34H

Instruction is wrong.

NOT instruction cannot work on immediate data.

This instruction complements (inverts) the contents of register or memory location

SO take 34H into 8-bit general purpose register or into memory location and the use NOT.

MOV AL,34H

NOT AL

iv. DAA

Instruction is correct.

Working of DAA Instruction:

- ❖ If after an ADD or ADC instruction the lower nibble of AL is greater than
 9, or if AF = 1, DAA instruction adds 06 to the lower nibble of AL.
- ❖ After adding 06, If the upper nibble of AL is greater than 9, or if CF = 1, DAA instruction adds 6 to the upper nibble of AL.

For example, adding **29H** and **18H** will result in **41 H**, which is incorrect as far as BCD is concerned.

	Hex	BCD	
	29	0010 1001	
+	18	+ <u>0001 1000</u>	
	41	0100 0001	AF = 1
+	6	+ 0110	because AF = 1 DAA will add 6 to lower
nibble	47	0100 0111	The final result is BCD

v. JNC Label

Instruction is correct.

It is a conditional branch instruction.

This instruction examines the Carry Flag (CF), if it is set as a result of previous operation then execution control is transferred to the address specified by the 'Label' in the instruction.

6.(a) Differentiate between the following instructions: [2*3] i. SUB & CMP

SUB(Subtract)	CMP(Compare)		
SUB instruction subtracts the source operand from	It performs comparison by subtracting the source		
the destination operand and the result is stored in	operand from destination operand but does not		
destination operand.	store the result anywhere.		
Source operand may be a register, memory	Source operand may be a register, memory		
location or immediate data.	location or immediate data.		
Destination operand may be a register or memory	Destination operand may be a register or memory		
location.	location.		
All the status flags will be affected by this	The flags are affected depending upon the result of		
instruction	subtraction.		

SHIFT & ROTATE ii.

SHIFT	ROTATE
Shift instruction bit-wise shifts the contents of a destination operand which could be in register or memory location to right or left.	Rotation instructions bit-wise rotates the contents of destination operand (register/memory location) to the right or left either one or count specified in CL register.
There are two kinds of shifts: Logical and Arithmetic The logical shift is for unsigned operands (SHL, SHR), Here the shifted position is inserted with logical '0'. and The arithmetic shift (SAR) is for signed operands. This instruction preserves the sign of the number.	The rotation instructions are of two types one is simple rotation of the bits of the operand. ROR, ROL. And other is a rotation through carry. RCR, RCL.

CALL & JMP iii.

Uncoditional Branch instructions

Call: Call a sub-partine from a main program.

procedure.

procedure.

Ped News call in (#30 K displacement,): procedure
available in the same segment.

available in the same segment (for CALL)

set procedure in another segment (for CALL)

- When executed it stocks and londs the CS and IP

and CS onto the stock and londs the CS and IP

and CS onto the stock and offset address to

segisters with the segment and offset address to

segisters with the segment and offset address to

procedure to be called.

of the procedure to be called.

- Purfer only IP in case of FAR CALL

and both IP and CS in case of FAR CALL

JMP (unconditional Jump);

Unconditionally transfers the control of execution to the specified orders wring 8-bit on 16-bit displacement (intrassegment relative, short on long) or CS: IP (intersegment direct for).

6.(b) [1*4]

(i)

ALE (Address label enable): When it is high it indicates availability of valid address on the address / data lines.

(ii)

RESETT): This right a cause the processor to forminde the current activity and start execution for from FFFOT.

- must be high for at least four clock cycles

(iii)

TEST(5): This input is examined by 'WAIT' instruct

9 TEST goes low, execution will continue,
else processor & remains in idle state.

(iv)

M/I/O - Memory /IO!

Equivalent to 5. in the maximum node.

When it is high, at indicated CPU is having a

memory observation.