
CMR INSTITUTE OF TECHNOLOGY





Marks

Internal Assesment Test-II									
Sub:	MICROPROCESSORS						Code:	15EC42	
Date:	16/04 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	4th	Branch:	ECE(A,B,C,D)
Answer FIVE FULL Questions									

OBE CO RBT

1. Briefly explain the operations of the following string instructions of 8086, [3+3+2+ CO2 L2 indicating the initializations required to use them:

(i) CMPSB, (ii) MOVSB, (iii) LODSB, (iv) STOSB.

CMPS; compare String Bytes on String word

It can be need to compare along byte on down

Nord.

- height of the string must be in CX register.

- If both the byte on word strings are agent zero

flag as set.

- The DS: SI and ES: DI point to the two

strings, The REP instruction prefix as used to

grepeat the operation till CX becomes zero, on

the condition specified by REP prefix in falle.

MOV AX, SEG1

MOV BS, AX

MOV AX, SEG2

MOV ES, AX

MOV SI, affect string 1

MOV DI, offset string 2

MOV CX, 010 H

CLD

REPE CMPSIV; compare 010 H words of string 1

REPE CMPSIV; compare 010 H words of string 1

REPE CMPSIV; compare 010 H words of string 1

REPE CMPSIV; compare 010 H words of string 1

REPE CMPSIV; compare 010 H words of string 1


MOVSB/movsw: (Move atting byte on atting word) The MOVSB/MOVSW intruction those moves a strong of bytes/words posted to by DS: SI from pair (source) to the memory location pointed to by ESIDI pour (destination), The REP instruction prefix is used with Movs instruction to repeat it by & a value - After move instruction is executed one, given in the CX. the index regulers are updated and CX decremented automatically LODS: Load strong byte on string word The LODS intruction loads the AL/AX reg. by the content of a storing pointed to by DS:SI register pais. If bythe transfer (LODSB); SI modified by 1.

(LODSW): SI " 2. No other flags are affected. STOS: Stone string byte or Word: register contents to a location in the string pointed by Es: DI register pain.
DI is modified accordingly. No fley, are affected by this metrustran

2. What are assembler directives? Explain any five assembler directives with [10] CO2 L2 example.

An assembles is a program used to convert an assembly larguye program into the equivalent madine code modules which may further be -It decides the address of each rabel and substitutes the values for each of the constants and converted to executable codes. vouiables. DB (Define Byle): - used to reserve a laybe on legter of memory locations available in memory. - weite proparing, exe file this directive directs the assembles to allocate the specified no. of menory bytes to the said data type that may a be a content, variable, string etc. ni dB oith, 02 H, 03 H, 04 H - serence four menery locations and initialize them with the specified values. MS4 dB 1 Good Morning - Reserve the so of obytes of memory equal to no of characters. DW (define word); Reserves Word of words of menory locations in the available memory. LW 1234 H, 4567H, 78ABH, 045CH - Reserves 4 words in menery, initialize the words with specified values. Assume: Assume hogical Segment Name - It is used to inform the accembler the range of the logical signests to be assured from different segments used in the program. A sounce CS: COPE & directs assembles that the machine codes are available in a segment rand CODE. END' END of Program: It makes the end of an A ssembler ignoses the source lines available assembly larguage program. after END directive. ENDP 100 : End of procedure In ALP, subroutines are called procedures. The procedures may be independent programs, modules which networn posticular results on paragrams.

3.(a) Sketch the content of stack memory indicating the value of SP register before [04] CO4 L3 PUSH BX operation and after the PUSH BX operation. Assume SS = 2500 H, BX = 432AH and SP = 1000 H.



(b) Write a program to generate 100 ms delay using 8086 microprocessor operating [06] CO3 L3 at 10 MHz frequency. Show calculation for delay. Solution: The time delay program is as follows:

	Instruction	T-states for ε
	MOV BX, Count	4
L1:	DEC BX	2
	NOP	3
	JNZ L1	16
	RET	8

In this program, the instructions DEC BX, NOP, and JNZ L1 form the loop as they are executed repeatedly until BX becomes zero. Once BX becomes zero, the 8086 returns to the main program.

- Number of clock cycles for execution of the loop once (n) = 2 + 3 + 16 = 21
- ightharpoonup Time required for the execution of loop once = n X T = 21 X 1/(10 X 10^6) = 2.1 μs
- Arr Count = td/(n X T) = 100 X 10^-3 /(2.1 X 10^-6) =47619 (BA03).
- ➤ By loading BA03H in BX, the time taken to execute the delay program is approximately 100ms.
- The NOP included in the delay program is to increase the execution time

of the loop. To get more delay, the number of NOP instructions in the delay loop can be increased.

The exact delay obtained using this time delay subroutine can be calculated as shown below,

The MOV BX, Count & RET instructions in the delay program are executed only once. The JNZ instruction takes 16 T-states when the condition is satisfied (i.e. ZF= 0) and 4 T – states when the condition is not satisfied, which occurs only once.

Exact delay =  $[4 \times 0.1 + (2+3) \times 47619 \times 0.1 + 16 \times 47618 \times 0.1 + 4 \times 0.1 + 8 \times 0.1] \mu s$ 


=99.9999ms

=100ms.

4.(a) What are the methods that can be used to pass parameters to a procedure? Explain anyone of them with an example.	[06]	CO3	L3
Pauling parameters to proceedings  (i) very softend declared woulded  (ii) very softens of cru and extrem  (iii) very memory breations (reserved)  (iv) very positic and Extrem  (i) very global declared variables  assume Cs: codel, Ds: Data  Data segment  Number cap TTh global  Pota ends  codel segment  start: mor as, at  mor Ax, number  code ends  assume cs: code 2  code 2 segment  mor Ds, Ax  mor D			
(b) Differentiate between procedure and macro.  Mano  Subroutine  Internation string is inserted is control of execution	[04]	CO3	L2
inflanation string is inserted at each place where the mace name appears.  ii) Hence lengthy EXE file iii) Smaller EXE file.  iii) Does not use stack; iii) Utilizes stock service.			
5. What are the sequence of actions taken by 8086 and the device, when a device interrupts 8086 over INTR line? Explain about the software and reserved internal interrupts of 8086.	[10]	CO4	L3

Externet - To break the regione of operation. while the CPU is security a program. on "interrupt " breaks the so normal segmence of execution of instructions, diverte its execution to some other program called interrupt Seavice Routine (ISR). While one interrupt is being served, another interrupt may appear. - ISR we the programs to be executed by interrupting the main program execution of the CPU, after an interrupt gramest appears. After the execution of ISA, the main program continues the execution further from the point - Say, an external device intorruptione -at which it was interrupted. CFU is executing an instruction of a program. - CPU completes the execution of the current -IP is incremented to the point to the next

- If it is NMI, TRAP or divide by Zero CPU acknowledges immediately on its INTA pin. - If it AR INT segrent, CPU checks IF. - If IF me = 1, INTA goes low (almowledged) - IF, IF=0, interrupt requests are ignered. - CPU computes the vector address from the type of the externpt, that may be passed to the interrupt structure of the CPV internally (in care of SIN interrupts, NMI, TRAP and divide by zero) or enternally - IP and CS point to ble next methoding to be executed offer ISR, CS, IP and PSW pulled to stack. . IF is cleared. - TF is cleared after every response to the single step interrupt. - The new address of ISR found from the externet vector table - ISR executes. - Dowing ISR execution if some other interrupt to be service served, IF=1 once more by ISR of the let sterright. - If IF is not mentale subsequent interrupts wonit be acknowledged, till the correct one is an completed. - At the end of ISR, the last instruction should by IRET. - Wen IRET in executed, the contents of flags, IP and CS are natureved to the supertive registers. - Execution continues.



IF=1 -> processor responds to INTR interrupt.			
IF=0, -> n does not newpord to INTR.			
Once processor responds to INTR, IF = 0			
catual evend interrupts the processor.			
- ALE pulse appears after interrupt eignal, preventing me of bus for any other purpose.			
preventing use of bus for any other purpose.			
- LOCK goes low at the trailing edge of the first			
- Lock goes to			
ALE pulse. low till the next marking cycle			
ALE pulse.  - LOCK remains low tell the next markine cycle  - LOCK remains low tell the next markine cycle  - At trailing edge of LOCK, INTA goes low and  - At trailing edge of LOCK, totales before			
the manday flow for how			
a training back to Lit of the ten			
The senains			
- It would talk next tracking for			
-It remains brigh till the stading edge of ALE) machine cycle. (till next trailing edge of ALE) machine cycle. (till next trailing edge of ALE)			
- Then INTA seturning to the			
machine cycle. (till next trailing to be for - Then INTA again goes low, remains low for that.  Then INTA again goes low, remains low for that.  The first trailing edge of ALE floats the best - The first trailing edge of ALE floats the best while the record trailing edge.			
The link have			
lone ADO-ADT, while the record the lope of the prepares the bus to accept the type of			
harehouse have			
and the long			
Interrupt remains			
interrupt.  — The type of interrupt remains on the long for a period of two cycles.			
for a period of			
CLK 1 1 T2 1 T3 1 T4 1 T, 1 T2 1 T3 1 T4 1			
ALE			
Lock			
INTA			
AD-ADE			
6.(a) Write an ALP to convert Hexadecimal number to BCD number.	[06]	CO4	L3
.MODEL SMALL	[]		
.DATA			
HEXN DW 0FFFFH			
TEN DW 000AH			

	BCD	DB 3 DUP (00H)			
		.CODE			
		MOV AX,@DATA			
		MOV DS, AX			
		MOV CL, 04H			
		MOV AX, HEXN			
	AGAIN:	XOR DX, DX			
		DIV TEN			
		MOV BCD[DI], DL			
		XOR DX, DX			
		DIV TEN			
		ROL DL, CL			
		OR BCD[DI], DL			
		INC DI			
		CMP AX, 00H			
		JNE AGAIN			
		MOV AH, 4CH			
		INT 21H			
		END			
(b)	Create a macro that w	would find the logical NAND value of two operands.	[04]	CO3	L3
(6)	.MODEL SM		[0.1]	005	133
		.DATA			
	NUM1	DW 4556H			
	NUM2	DW 0FFFFH			
	RES	DW 0000H			
		.CODE			
	LOGNAND	MACRO N1, N2			
		MOV AX,N1			
		MOV BX,N			
		AND AX, BX			
		NOT AX			
		ENDM			
		MOV AX, @DATA			
		MOV DS, AX2			
	LOGNAND	NUM1, NUM2			
		MOV RES, AX	1	1	
		MOV RES, AA			
		MOV RES, AX  MOV AH, 4CH INT 21H			

7.	Write an alp v	which replaces all occurrences of character '-' in a given string by	[10]	CO2	L3
	.MODEL	SMALL			
	MODEL	.DATA			
	SOURCE				
	COUNT	·			
	SEARCH				
		.CODE			
		MOV AX,@DATA			
		MOV DS, AX			
		MOV ES, AX			
		LEA DI, SOURCE			
		MOV AL, SEARCH			
ı		MOV CX, COUNT			
		CLD			
	BACK:	SCASB			
		JNZ NEXT			
		DEC DI			
		MOV BYTE PTR [DI], '*'			
		INC DI			
	NEXT:	LOOP BACK			
		LEA DX, SOURCE			
		MOV AH, 09H			
		INT 21H			
		MOV AH, 4CH			
		INT 21H			
		END			
8.(a)	Write an ALP	to find whether the given number is 2 out of 5 code.	[06]	CO2	L3
İ	.MODEL SM	ALL			
		.DATA			
	NUM DB	09H			
	MSG1 DB	'NUMBER IS 2 OUT OF 5 CODE', '\$'			
	MSG2 DB	'NUMBER IS NOT A 2 OUT OF 5 CODE','\$'			
		.CODE			
		MOV AX,@DATA			
		MOV DS,AX			
		MOV AL,NUM			
		MOV CX,03H			
	FIRST:	ROL AL,01H			
		JC LAST			
		LOOP FIRST			
		MOV CX,05H			
	SECOND:	ROL AL,01H			
		ADC BL,00H			
		LOOP SECOND			
		CMP BL,02H			
		JNE LAST			
		LEA DX, MSG1			

	LAST: SKIP:	JMP SKIP LEA DX, MSG2 MOV AH, 09H INT 21H MOV AH,4CH INT 21H END			
(b)		P which computes the factorial of an 8-bit number. The factorial naximum 8-bit in size.  .MODEL SMALL  .STACK 64H  .DATA	[04]	CO2	L3
	NUM1 FACTRES	DB 05H DB 00H .CODE MOV AX,@DATA MOV DS, AX MOV AL, NUM1 CALL FACTN MOV FACTRES, AL  MOV AH, 4CH INT 21H			
	FACTN	PROC NEAR MOV BL, AL MOV AL, 01H CMP BL, 00H JE L1			
	AGAIN:	MUL BL DEC BL JNZ AGAIN			
	L1: FACTN	RET ENDP END			