


CMR INSTITUTE OF TECHNOLOGY		USN <input type="text"/>					 <small>CELEBRATING 25 YEARS</small> CMRIT <small>* CMR INSTITUTE OF TECHNOLOGY, BANGALURU</small> <small>ACCREDITED WITH 'A' GRADE BY NAAC</small>		
Internal Assessment Test-III									
Sub:	MICROPROCESSORS					Code:	15EC42		
Date:	21/05/ 2018	Duration:	90 mins	Max Marks:	50	Sem:	4th	Branch:	ECE(A,B)
Answer FIVE FULL Questions									
							Marks	OBE	
								CO	RBT
1.	<p>Draw and discuss the typical minimum mode of operation of 8086.</p> <p><u>Minimum mode of 8086 system and timings</u></p> <p>For minimum mode $MN/\overline{MX} = 1$</p> <ul style="list-style-type: none"> - Only one microprocessor in minimum mode system. - Other components are latches, transreceivers, clock generator, memory and I/O devices. - chip selection logic required. <p><u>Latches</u> are buffered O/P D-type flip flops, eg. 74LS373 or 8282.</p> <ul style="list-style-type: none"> - Used for separating valid address from the multiplexed address/data signals. - Controlled by ALE signal. <p><u>Transreceivers</u> : Bidirectional buffers.</p> <p>controlled by \overline{DEN} and DT/\overline{R}.</p> <p>$\overline{DEN} = 0$, valid data available on the data bus.</p> <p>$DT/\overline{R} = 0$, to the processor (receiving)</p> <p>$DT/\overline{R} = 1$, from the processor (transmitting)</p> <p><u>Working of minimum mode configuration systems</u></p> <ul style="list-style-type: none"> - Read cycle begins in T_1 with the assertion of ALE and M/\overline{IO} signal. - During NGT of ALE, valid address is latched on the local bus. - At T_2, address is removed from local bus and sent to the O/P. - Bus is then tristated. - \overline{RD} signal activated in T_2 - \overline{RP} goes low - valid data available on data bus. 					[10]	CO1	L2	

- \overline{RD} causes the addressed device to enable its data bus drivers.
- Addressed device will drive the READY line high.
- As read signal goes to high level, again bus is tristated.

$M/\overline{IO} = 0$, indicate I/O operation

$M/\overline{IO} = 1$ " - memory operation

- Write cycle begins with the assertion of \overline{ALE} and emission of the address.
- In T_2 , after sending the address in T_1 , the processor sends the data to be written to the addressed location.
- Data remains on bus, until the middle of T_4 state.
- \overline{WR} becomes active at the beginning of T_2

M/\overline{IO}	\overline{RD}	\overline{DEN}	Transfer type
0	0	1	I/O Read
0	1	0	I/O write
1	0	1	Memory read
1	1	0	memory write

CS_0 → chip select odd

CS_2 → chip select even


HOLD response sequence

- HOLD pin is checked at the end of each cycle.
- If it is active ~~at the~~ before T_4 of the previous cycle or during T_1 of the current cycle, CPU


activates HLDA in the next clock cycle and for the succeeding bus cycles, bus will be given to ~~to~~ another requesting master.

- Bus control is not regained by the processor, until the requesting master drops the HOLD pin low.


Minimum mode of 8086



Read Cycle Diagram for Minimum Mode



Write Cycle Diagram for Minimum Mode




2. Interface a 7-segment LED using a 74LS373 latch for I/O address 0Ch. Write a

[10]

CO5

L3

program that simulates a single digit seconds counter (0-9) on the LED digit.
(Assume a one second software delay is available).



Let port address be 08000H

```
XX: MOV AL, 00H
XOR AL, AL
```

```
YY: OUT 08H, AL ; display 0H
    Call delay
```

```
    INC AL
```

```
    CMP AL, 0AH
```

```
    JZ XX
```

```
    JMP YY
```

3. Describe the architecture of 8255. Also explain I/O mode and BSR mode of operation of 8255.


[4+6]

CO5

L2

Architecture of 8255

PIO BSS [programmable I/P - O/P port]



8255 Internal Architecture

PA₇ - PA₀ - either latched O/P or buffered I/P lines depending on the control word in control word register

PC₇ - PC₄ - upper nibble of port C lines.
either O/P latches or I/P buffer lines.
can be handshaking for mode 1 or 2

PC₃ - PC₀ - lower PC lines, same as PC₇ - PC₄

PB₀ - PB₇ - latched O/P or buffered I/P

\overline{RD} - low to indicate read operation to 8255

\overline{WR} - low to indicate write

\overline{CS} - if $\overline{CS} = 0$, 8255 responds to \overline{RD} and \overline{WR} signals

A₁ - A₀ - address I/P lines and are driven by μP

\overline{RD}	\overline{WR}	\overline{CS}	A ₁	A ₀	
0	1	0	0	0	Port A to data bus
0	1	0	0	1	Port B to data bus
0	1	0	1	0	Port C to data bus
0	1	0	1	1	CWR to data bus
1	0	0	0	0	Data bus to PA
1	0	0	0	1	Data bus to PB
1	0	0	1	0	Data bus to PC
1	0	0	1	1	Data bus to CWR
X	X	1	X	X	Data bus tristated
1	1	0	X	X	Data bus tristated

D₀-D₇: Data bus lines these carry data a control word to/from the MP

RESET: Reset = High, clears control word Register


Modes of operation of 8255

I/O mode and BSR mode

BSR mode

Any of the 8-bits of PC can be set on reset depending on B₀ of the control word.

- The bit to be set on reset is selected by bit select flags B₃, B₂ and B₁ of the CWR



B ₃	B ₂	B ₁	Selected Bits of Port C
0	0	0	B ₀
0	0	1	B ₁
0	1	0	B ₂
0	1	1	B ₃
1	0	0	B ₄
1	0	1	B ₅
1	1	0	B ₆
1	1	1	B ₇


I/O modes :-

MODE 0 (Basic I/O mode) :-

- Simple I/P and O/P capability using each of the three ports.

Features :-

- i) Two 8-bit ports (port A and port C) and two 4-bit ports (port C upper and lower)
 - Two 4-bit ports can be combinedly used as kind 8-bit port.
 - ii) Any port can be used as I/P or O/P port.
 - iii) O/P ports are latched, I/P ports are not latched.
 - iv) A maximum of four ports are available.
- ∴ 16 I/O configurations are possible.
- Mode selection is done using a register inter to 8255, control word register.



Port B mode is either 0 or 1 depending on B₂ bit

B ₅	B ₄	Mode
0	0	mode 0
0	1	mode 1
1	0	mode 2
1	1	X

ii) If port B bit = 0, port is O/P else port is I/P

I/O mode control register format

4. Interface two 4K x 8 EPROM and two 4K x 8 static RAM chips to 8086. The addresses of RAM and ROM should start from FC000H and FE000H respectively.


[10]

CO5

L3


Table Memory Map for Problem

Address	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₀₉	A ₀₈	A ₀₇	A ₀₆	A ₀₅	A ₀₄	A ₀₃	A ₀₂	A ₀₁	A ₀₀
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
EPROM								8K × 8												
FE000H	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
FDFFFH	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
RAM								8K × 8												
FC000H	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0



5. Interface a stepper motor to 8086 using 8255 and write a program to rotate the motor in clockwise direction 5 times.
 The 8255 port A address is 0740h. The stepper motor has 200 rotor teeth.
 The port A bit PA0 drives winding W_a, PA1 drives winding W_b and so on.
 The stepper motor has an internal delay of 10msec. Assume that the routine for this delay is already available.
 The stepper motor connections for all the four windings are shown in Fig. The ALP for rotating the shaft is,

[06] CO5 L3



.CODE

```


MOV AL,80H
MOV DX,CWR
OUT CWR,AL
MOV CX,1000
MOV AL,88H
MOV DX,PORTA
AGAIN1:   OUT DX, AL
          CALL DELAY
          ROR AL,01H
          DEC CX
          JNZ AGAIN1
          MOV AL,88H
MOV AX,4C01H
INT 21H
END

```

6. Describe the significance of different bits of control word register of 8254. Explain mode-2 operation of 8254 timer briefly. What is the control word to be used to operate counter-1 in mode-2 binary?

[5+2+3] CO5 L2

Control Register



Control Word Format

SC ₁	SC ₀	OPERATION
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

SC-Select Counter Bit Definitions

RL ₁	RL ₀	OPERATION
0	0	Latch Counter for 'ON THE FLY' reading
0	1	Read/Load Least Significant Byte only
1	0	Read/Load MSB only
1	1	Read/Load LSB first then MSB

RL-Read/Load Bit Definitions



M ₂	M ₁	M ₀	Selected Mode
0	0	0	Mode 0
0	0	1	Mode 1
x	1	0	Mode 2
x	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

M₂M₁M₀ Mode Select Bit Definitions

BCD	Operation
0	Hexadecimal Count
1	BCD Count

HEX/BCD Bit Definition

Mode 2 (rate generator or divide by N counter)
 Rate generator or divide by N counter.
 If N is loaded as count value, after (N-1) cycles, the O/P becomes low for one clock cycle.



counter-1 in mode-2 binary

7.(a) Describe the following keyboard handling INT 21h DOS functions:

- (i) Function 01h,
- (ii) Function 08h

INT 21H function 01: Inputting a single character with echo

- This function waits until a character is input from the keyboard echoes it to the monitor. After the interrupt, the input character AL.

INT 21H function 08H: Inputting a single character without echo

This function waits until a character is input from the keyboard, and the character is not displayed (or echoed) on the screen. After the interrupt, the input character will be in AL.

```
MOV AH,08H ; keyboard input without echo
INT 21H
```


[04] CO6 L2

(b) Write a program to generate triangular wave using DAC -0800.

[06] CO5 L3


DAC 0800

Write an ALP to generate a triangular wave of frequency 500 Hz using the interfacing ckt. given. 8086 operates at 8 MHz. The amplitude of the triangular wave should be +5V



The required freq. of $f = 500 \text{ Hz}$.

$\therefore T = 2 \text{ ms}$



Assume CS: code
code segment

Start:

```

MOV AL, 80H
MOV DX, CWR
OUT DX, AL ; Initialize 8255 ports
MOV AL, 00
MOV DX, PA
B1: OUT DX, AL
    INC AL
    CMP AL, 0FFH
    JNZ B1
B2: OUT DX, PA
    DEC AL
    CMP AL, 00
    JNZ B2
    JMP B1
code ends
end start
    
```


8. Interface ADC 0808/0809 to 8086 using 8255 and write a program to convert the analog voltage connected to the second channel.

[10]

CO5

L3

Interface ADC 0808 with 8086 using 8255 ports,
 Use port A of 8255 for transferring digital data
 O/P of ADC to the CPU and Port C for control
 signals. Assume that an analog I/P is present at
 I/P₂ of the ADC and a clock I/P of suitable
 frequency is available for ADC. Draw the schematic
 and write required ALP.



give a high to low pulse at ALE.


Make OE = 0

check for EOC for going high.

As EOC goes high give high to OE.

Read digital data

[When checking for EOC, maintain OE = 0]




OE and ALE = high to enable the O/Ps.

PC upper acts as I/P.

PC lower " " O/P.

PA 8 bit I/P port to read digital data

PB O/P to select the control analog I/P channel.



A, B, C chosen as 0, 1, 0.

```

MOV AL, 98 H
MOV
MOV DX, CWR
OUT DX, AL

MOV AL, 02 H
MOV DX, PB
OUT DX, AL ; channel selection

MOV AL, 00
MOV DX, PC
OUT DX, AL

MOV AL, 01
OUT DX, AL

MOV AL, 00
OUT PC, AL ; To given E start of
               ; conversion pulse to ADC

```

```

WAIT: IN AL, PC
      RCL AL, 1
      JNC WAIT
      MOV DX, PA
      IN AL, DX ; if EOC = 1, read digital data

      HLT

```

9.(a)	<p>Write a program in 8086 using DOS 21H interrupts which waits for a key to be pressed from the keyboard. If the key is 'G', display the message 'GOOD' on the CRT and display the message 'VERY GOOD' if the key 'V' is pressed. Display 'NOT VALID' if any other key is pressed.</p> <pre> .MODEL SMALL .DATA MSG1 DB 'ENTER THE CHARACTER',13,10,'\$' MSG2 DB 13,10,'GOOD',13,10,'\$' MSG3 DB 13,10,'VERY GOOD',13,10,'\$' MSG4 DB 13,10,'NOT VALID',13,10,'\$' .CODE MOV AX,@DATA MOV DS, AX LEA DX, MSG1 MOV AH, 09H INT 21H MOV AH, 01H INT 21H CMP AL, 'G' </pre>	[06]	CO6	L3
-------	--	------	-----	----

```

JNE NEXT1
LEA DX, MSG2
JMP LAST
NEXT1:  CMP AL, 'V'
        JNE NEXT2
        LEA DX, MSG3
        JMP LAST
NEXT2:  LEA DX, MSG4
LAST:   MOV AH, 09H
        INT 21H
        MOV AH, 4CH
        INT 21H
        END

```

(b) Draw the timing diagram for $\overline{RQ}/\overline{GT}$ for maximum mode.

[04] CO1 L2

Timing for $\overline{RQ}/\overline{GT}$ signals (Request/Grant signal)

- It consists of a sequence of three pulses.
- The request/grant pins are checked at each rising pulse of clock I/O.
- Request/grant pins are used by other local bus masters in maximum mode.
- Each of the pins is bidirectional with $\overline{RQ}/\overline{GT}_0$ having higher priority than $\overline{RQ}/\overline{GT}_1$.

(i) A pulse one clock wide from another bus master requests the bus access to 8086.

(ii) During T_4 (current) or T_1 (next) clock cycle, a pulse one clock wide from 8086 to the requesting master, indicates that 8086 has allowed the local bus to float and that it will enter 'hold acknowledge' state in the next clock cycle.

(i) A one clock wide pulse from another master indicate to 8086 that 'hold' request is about to end and 8086 may regain control of the local bus at the next clock cycle.

$\overline{RQ}/\overline{GT}$ Timings in maximum mode