


	TUTE OF NOLOGY USN				CMRIT  CMRIT  CMR INSTITUTE OF TECHNOLOGY, BENGALURU,  ACCREDITED WITH A* GRADE BY MAAC												
Internal Assesment Test-III																	
Sub:	MICROPROCESSOR	S											Cod	le:	15EC42		
Date:	21/05/ 2018	Duration	: 90	mins	1	Max	Mark	xs: 5	0		Sen	n: 4th	Brai	nch:	EC	E(A,B	5)
			Aı	nswer	FIV	E FU	JLL	Ques	stions	s			·	l			
																OE	E
														Mar	KS	CO	RBT
1.	Draw and discuss the	tvpical m	ninin	num 1	mod	le of	oper	ation	n of	808	86.		-	[10]		CO1	L2
	Meninum m																
	-																
	For minimum only one ~	as above	e Mor	my m x	n	ha'ran	m r	node	- suit	ten							
	-Other compone	te are	141	Los	tro	nes	acei	بعد	· ·l	00	4						
	generator, ne	D014 A	1 7	10	dev	ices			, -	T. T.	,						
	-chip selection	-															
		11		γ	1.	alih	pl	laps.	eg.	. 7	4153	73					
	Latefas are lon	offered o	71 1	D- Fy	pe.	TT	- 0	/ '	02 8	828	3 2	337					
	- Used for seg multiplexed	bounting	vuli	id a	addr	eu	grom	He									
	multiplexed '	address/	Lata	eig-	ols,												
	- controlled l	by ALE	erig	ral.													
	Transacción	× : B.	idiro	utdon	L	louf	ferg										
	controlled len	NE at	and	DT/E	2					,							
	DEN = 0,	valid d	ata	gva	كالملك	k c	on the	e d	ata.	lon	4.						
	DT/F = (	o to	the	proc	ەمىي	4 (A	ecei	uly	)								
	DT/R = 1,	from	٦	the	pro	cepto	a (	Lea	nni	the	7						
	working of	ndri mun	, Pu	erda	cony	fign	utio	n ay	eten	,	7.000 1						
	- Read eye									-							
	of AI + 1	1 = =	- N								the						
	- Daving NaT	of ALE	, V	alid	ada	كالعالة	79										
	beal bus. - At T2,	searth	ند	samo	000	4	from	loc	al d	lans	1 ans	1					
	- At 12,	019.	В.														
	sent to the	in this	test e	A.													
	- BUS 20 1	ati vote	ند لم	n T2	_					1	1.						
	- RD signal of - RD goes &	an - V	alid	dat	d	ave	ribal	de a	m da	der	ery,						
	- RP goes																

- RD causes the addressed device to enable its data long drivers. - Addraged device will drive the READY line high. - As head eight goes to high level, again but is tristated, M IO Do indicate To operation M/ IO = 1 - Memory operation - Write cycle begins with the assertion of ALE and emission of the address. - In T2, after sending the address on Ty, the processor, sends the data to be written to the addressed location. - Data genoin on bus, will the middle of Tq state. - WR because artive at the beginning of Te M/IO RO DEN Transfertable I/O Read 1 I/O WHITE 0 Memory read 1 o memory write CSO ship selectored cse - schip select even HOLD pin is chelled at the end of each eycle. - 9 it is active at the before Tq of the previous upde on during T, of the current cycle, CPU activates HLDA on the next clock cycle and for the succeeding bus eyeles, but will be given to the another requesting marker. - Bus control is not regained by the processor. until the gegnerting marker drops the HOLD par love.










RD WR CS A, AD	
O O O Port A todata bry	
Port & to deta !	
O 1 O 10 Port c to data bry	
0 0 0 pata los to PA	
1 0 0 0 1 Date long to PB	
1 0 0 10 Porta but to PC	
1 0 0 1 1 Porta bus to CHR	
X X 1 X X D ator loss tristable	
1 0 X X Data low trustated	
Do-Dx: Data lur lines these to comy dutor o	
control word to/ from the MP	
RESET: Roset = Righ, clears control word Regenter	
Roset = wight, death of	
Modes of operation of 8255	
110000	
I/o mode and BSR mode	
BSB	
a la ret ex seset	
Any of the 8-bits of the control word.	
depending on 80 of the control word.  depending on 80 of the control word.  The bit to be set or neset is selected by  The bit to be set or neset is selected by	
- Teo but to be set on here!	
- The bit to be set of the CWR but school flags B3, B2 and B1 of the CWR	
, on the second	
B + B6 85 84 B3 Be B1 B0	
OXXX	
o for BSR mode Bit selects 1- Set	
1 7	
L L	 


B3 B2 B1 Selected Bills of Porte			
0 0 0 50			
0 0 1 81			
0 1 1 83			
1 0 0 84			
1 1 0 85			
1 1 1 87			
I/o model 1:			
MCDE O (Basic I/O mode) !_			
- simple I/P and O/P capability wing each			
of the three posts.			
- (bont A and port a)			
and two 4-lit posts (port c upper and bours)			
Tim 4 bit boots can be combinedly used as			
third & bit port, I TIP as OIP book			
and two 4-lit posts (post carper that  Two 4-bit posts can be combinedly used as  That 8-bit posts,  II) Any post can be used as I/P on O/P posts.  II) Any post can be used as I/P posts are not lately			
m) of			
iv) A marman of land are parelle			
10) A maximum of four possible.  16 I/O configuration are possible inter  - mode relection is done using a register inter  - mode relection is done using a register.			
- mode relection is done may			
to 8255, contorol word register.			
-			
1-1/0 mede 1 1 1 1			
mode of			
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
Mode of post B			
Post Cupper by			
A P. L. a			
mode its either on			
Group A modes on B2 but			
B6 B5   mode ii) If pook Bit o, sport in O/A  0 0 mode 0 0 1 mode 1 0 mode 2			
0 1 mode 1 and else point is 2/p			
1 0 mode 2			
1 1 1 X			
I/O made control register format			
4. Interface two 4K x 8 EPROM and two 4K x 8 static RAM chips to 8086. The	[10]	CO5	L3
addresses of RAM and ROM should start from FC000H and FE000H			
respectively.			




5.	Interface a stepper motor to 8086 using 8255 and write a program to rotate the	[06]	CO5	L3
	motor in clockwise direction 5 times.			
	The 8255 port A address is 0740h. The stepper motor has 200 rotor teeth.			
	The port A bit PAO drives winding Wa, PA1 drives winding Wb and so on.			
	The stepper motor has an internal delay of 10msec. Assume that the routine for this delay is already available.			
	The stepper motor connections for all the four windings are shown in Fig. The ALP for rotating the shaft is,			









```
D3
       DI
            D6
                                         control negither value
                                     0
                             0
                                0
                0
            0
                            8 6
                 9
                    chesen as 0,1,0.
            MOV
                   AL, 98 H
            Ortono.
                   DX, CWR
             DUT
                   DX , AL
            Mov
                   AL, 02 H
             MOV
                   DY, PB
             OUT
                   DX, AL ; clarnel selection
             MOU
                     AL. 00
              MOV
                    DX, PC
                    DX, AL
             MON
                   AL, 01
              OUT
                   Dx, AL
                   AL,00
             MOV
                   PC, AL; to given & start of PC, AL; convenion pulse to ADC
             owt
     WAIT!
             IN
                   AL, PC
             RCL AL, 1
              JNC WALT
                  AL, RADX : 98 FOC = 1, read digetal data
              HLT
                                                                                     CO6
9.(a) Write a program in 8086 using DOS 21H interrupts which waits for a key to be
                                                                               [06]
    pressed from the keyboard. If the key is 'G', display the message 'GOOD' on the
    CRT and display the message 'VERY GOOD' if the key 'V' is pressed. Display
    'NOT VALID' if any other key is pressed.
    .MODEL SMALL
                 .DATA
    MSG1
                 DB
                        'ENTER THE CHARACTER',13,10,'$'
    MSG2
                 DB
                        13,10,'GOOD',13,10,'$'
    MSG3
                 DB
                        13,10,'VERY GOOD',13,10,'$'
    MSG4
                 DB
                        13,10,'NOT VALID',13,10,'$'
                 .CODE
                 MOV AX,@DATA
                 MOV DS, AX
                 LEA DX, MSG1
                 MOV AH, 09H
                 INT 21H
                 MOV AH, 01H
                 INT 21H
                 CMP AL, 'G'
```

	JNE NEXT1			
	LEA DX, MSG2			
	JMP LAST			
	NEXT1: CMP AL,'V'			
	JNE NEXT2			
	LEA DX, MSG3			
	JMP LAST			
	NEXT2: LEA DX, MSG4			
	LAST: MOV AH, 09H			
	INT 21H			
	MOV AH, 4CH			
	INT 21H			
	END			
(b)	Draw the timing diagram for $\overline{RQ}/\overline{GT}$ for maximum mode.	[04]	CO1	L2
	Timing for Ra / GT			
	Timing for Ra/GT eignals (Regnest/west eignal)			
	- It consists of a sequence of three pulses.			
	The request/ grant pins we checked at			
	each origing pulse of clock I/o.			
	bus makesse:			
	an maximum in In			
	The facility history last			
	(i) A pulse one dock wide from andles bus			
	master requests the low access to 8086  (ii) During Ty (correct) or T, (nont) clock cycle			
	a bulse me ( arret) or 1, ( ront) clock cycle			
	nates, indicates that 8086 has allowed the local			
	my to 0.1			
	thate in the next clock yele			
	446			
	indicate to 8086 that held request is about to			
	end and sold that was repet is about to			
	lows at the next clock cycle.			
	Jan Da Da La Cycle.			
	nother makes congrants made			
	requests bus bus hard markey			
	accord delegated by			
	Ra / GT timengs in maximum mode			
	`			