Q1. Derive an expression for drain current of a MOSFET in triode and saturation region.

Ans 1:

*	
DERIVATION OF ID-VDS RELA	TRONSHID :-
	cet vois > Ve is applied www
tox gride	Gr g 5 to induce channel
w/ Capacitors	
Con with	D & S.
1 1 1	Considering operation is
rece channel & Velocity de/dt	Beiorle region for which
change day	channel is continuous
E=-dv(x)	To a Vap must be greater
	than Ve ou VD3 (VG12-VE
V(x) Voltage	where channel will have
dv(x) VDS	tapered shape shown in
	diagram.
L 2	Son MOSFET, Or & channel
forms a 11 plate capacitor o	
If cox = capacitance / unit	
go top = oxide layer this	
· · · Cox = Eox , where &	
tor. 6	= 3.9 E0 = 3.9 x 8.854 x15 12
At the total and the	= 3.45 × 10-115/cm
for tox = 1000 m	
Cox = 8.45 ×10 3 F/m2 or 8.45	fracon.
Compidering the infinitesion	ral street of the gate at
distance & from the S. Capi	exitance of this strip is
cox wdx . To find the chang	a stoned on this infinite-
simal ship of the gate cap	acitairee, the capacitairee is
multiplied by the effective V	s/w Gra channel at point 2.
Elle # 1/2 de vest in uni	hoursile le my inducing the
Effective V is the V that is nes	Com V(m) - Va) where V(x
channel at point & to is the	VGic - VIZ - Ve), unit
is the voltage in the chance	el at point & The is a diag
do in the interitisional be	ution of the charges
x is dq = - cox (wdx) [Vo.	5 - V(x) - V2] - (3) 0 = stor
(D	- / who both = 11 dv.
-	


	- Ve sign indicates day is - ve change. The Vos produces on
	EF along the channel in the -ve & direction. At point
	* His field can be expressed as
	$E(x) = -\frac{dv(x)}{dx} = 0$
	dx ·
	EF B(x) coules the E charge day to duft toward the
	the with a valority da/dt
	drain with a valority dx/dt.
	$\frac{dx}{dt} = -ll_m E(x) = ll_m dv(x) = (5)$
	where lon = & mobility in the channel (called surpose
7.25	mability, whose value depends on falurica-
	tion proces technology.
	The resulting drift I (i) can be obtained as
62	i = day = day x da =
- 23	At de dt
	substituting for charge / wit longth (day/dx) from equal
	substituting for charge / writ longth (da/dx) from equal & for & druft velocity (da/dt) from equa &
	i = - con w. [Vane-V(x)-Ve] y llondV(x)
12:15	AND THE PROPERTY OF THE PROPER
_	=> i = - Um cox W[Vois -V(x) -V+] dv(x)
2	they shall be a proper for the distance of the same of
->	although explicated at a perticular point x ? is?
10	anstant at all foints along the channel.
-	12 -1 = Mon Cox W [Vas - V(x) - VE] dv(x) -6
	determent of the
- 19	Integrating equa 6 on both sides from x=0 to x=1
	rt (Vos
-	$\int_{0}^{L_{0}} dt = \int_{0}^{V_{0S}} U_{m} \cos \omega \left[V_{SS} - V(x) - V \epsilon \right] dv(x)$
1	
	Vos - Ve Vos - 2 Vos - 7
10000	(6)


11			
equa. D is to	le expuesion	for triode se	wien of the
Equa. of I a	t the legionori	org of sature	tion region is
found by to	eletiteting Vos	= Vos-Vt.	
· (0 = 2	- Man Con (W)	Vers Ve)2 -	(8)
equa 8 is th	e expression	for in- Vos ch	avactivistic in
Matteration 16	georg it gives	the satural	con value of in
The state of the s	to the general	Voca Satura	tion current to
Personal Property	want for a	eller Vago as	Voe is varied.
llon Cod = co.	start detero	nined by to	le perocess techno
Logy	= known	es process to	ausconductance
11.73	parameter -	> Rm (A/1/2)	100
· · kon = llon	Cons - (9)	0.00	
. For Truck	e region is a	kin (co) (Von	- V4) Vps - 1 Vps
& For patura	tion region is	= Kin (w) ((as - Ve)a

Q2a. Derive an expression for drain to source current i_{DS} and finite output resistance r_o in saturation, if channel length modulation is considered.


Ans 2a.

-	But practically when Yos)	Vocat, chammel, well be
-	ellected of the is interes	sed, the channel pinch-off
	twint is mored slightly a	way from the D towards s.
- 1	is Itaas across the channel us	mains constant at 1645-Va= Vices
		& the additional Vapplied to
Sour	se channel Drain.	the Dasheaut as a V dresp
2000/000	Via Vier	across the marriew depletion
1.00	- Vosent=Vos-Ve +1-+1-05	region b/w the end of the channel & D region. This
1.4	L-AL	channel & D region. This
_	T.	V accelerates the Is that
-		reach the Dend of the
-	channel & sweeps them as	nors the depletion region
-	into D. when depletion reg	sion widens, the channel
2	length is in offeet reduces	d, from L to L-AL, a
-	phenomemor called as CH	ANNEL - LENGITH MODULATION.
	Mow since to is impereally	a to channel length fripa by
	120000 2940. (4) 4 (n - Ru 1	With the supporter against
r - 0	In saturation reg	Andrew multiply
	the in softwarting	for the dependence of is on
19-7-1	equa. (3) in - kin (4)	Chi-14.2
	> (5 - kin /w) 1	(No 1/2 Somethible leath
	a (L) (1- DL)	(1618-Ve)2 Simultiply both.
	> in - kin (0)/1+1	(Ves V)2 Denomerator by
	The state of the s	
LIES.	assuming (DL/L) & 1 & as	surring DL & Vis.
_	-> AL = 2 Vos Token	e 2' = process technology paramet
100		= dimension (leon/v)
	· · in - kin (0) (1+ 2' Vos) (1615 - V+)2 - Q
E CAR		
	(2/1=2) . ip= kn	(1) (1+2 VOS) (VSrS-VE)2-3
		AND SOUND SO





2b. Draw the small signal equivalent model of NMOS by considering r_{o} and explain.



B	Care On Superpare of
THE BODY EFFECT	- ROLE OF SUBSTRATE &
I I I IB	- terminal is connected to
3 Gr B	Mulestrate (Body terminal).
21 Thannes ont	which resulte in the per-junction
CILLIA CILLI	I you the substrate go the indices
	channel having a cornetant zero
P-substrate	lies. For such cake the substru
A	does not play any role in
10	cht operation & its existence
	can be signared.
for 10, the substante	is usually common to many
	the cutoff coordition for all the
	I junction, the substrate is
	to the most -ve power supply
	e resulting RB voltage WWS
	effect on device operation.
	, whose substrate is made -ve
	will widen the depletion region
	I depth. so to reteven the charonal
	los is increased. If kevence substrate
	I, then thrushold V (VI) also
	전에 마른
ereases according a	and

Ve = Vto + 8 1284 + Vs8 - 1284 1 - 1
where Vto = thrushold voltage for Vag= 0.
of = physical parameter; age = 0.60 typically
fairecation-process baranter.
Y = Day NAE3 - 2 = hooly-effect parameter. Cox Of - (kt) hn (Na) = Ferrari potential of material
Cox Of - (RT) by (Na) - Personi potential of material
exhere q = to charge = 1.6 ×10 19 e.
NA = despring concentration of to-type substrate
Y= dimension JV = lupically 0.4 V/2.
equall its applicable for a p-channel drive as well by
taking 1 vsel 4, 8 = -ve.
& Y= JEYNDES ; ND = deping com? of m-type sulestin
Cox .

equa. Dindicates; incremental change in Very gives rise to an incremental change in Very which in turn nexulty in an incremental change in ip, which in turn nexulty in an increamental change in ip, even though Vorg might have been kept constant. The looky vallage controls is thus the body acts or another, gate for the MOSFET, this phenomenon is known as body effect. The body effect can cause considerable degradation in cht performance


Q4. Design the circuit with R_D and R_S where n-MOS transistor operates at V_{DD} =+2.5V, V_{SS} =-2.5V, I_D =0.4mA and V_D =+0.5V. The transistor has V_t =0.7V, $\mu_n C_{ox}$ =100 μ A/V², L=1 μ m, W=32 μ m and gate is at ground. Neglect the channel length modulation effect.

Ans

4 Vpo = +2-51	To be an order	0.71
ip & RD=5KO	Vn = + 0.5V	> Voy, means on MOS To is
× 14/10	sperating in	saturation region. so.
G VD	saturation-	region expuession of to
75	is used to	determine value of Vois
Vs 1 3 Rg - 8 - 25 KG	to = 1 llmCo	-ε ω (VG+5-VE)2.
Vs ≥ Rs - 8 ≈ 5 K €	"T= = 0.49nA = 40	OHA, Moncox = 100 SEA/V2,
Ves= -2.5V	ω - 32 um =3	2. 9 Vovs - Vt = Vov
Complete Standard	L Illem	4 16 2 .
V severeduct.	· NOOKIN = 100)	X 36 X Vov
12	11 - 11 - 51	V SIMILE ST
Vov = A	> VOV = 1 = 0-1	TV. 23 1-1 2-4
	WA Von - Vou + Vt :	0.5 + 0.7 = VBIS = 1.8V.
Our all at the	11 OL OMOL BOOKEN	Contract of the Contract of th
Re - Vs -	Vas -1-2 - (-2	15) = 3.25 K.Q.
I	D 0.4 XI	e total
To design the	ext, to establish	a de voltage of to-64 at

5a.Draw the development of the T-equivalent circuit model for the MOSFET.

Ans.



Ans

4.5.1 Biasing by Fixing V_{GS}

The most straightforward approach to biasing a MOSFET is to fix its gate-to-source voltage V_{GS} to the value required to provide the desired I_D . This voltage value can be derived from the power supply voltage V_{DD} through the use of an appropriate voltage divider. Alternatively, it can be derived from another suitable reference voltage that might be available in the system. Independent of how the voltage V_{GS} may be generated, this is not a good approach to biasing a MOSFET. To understand the reason for this statement, recall that

$$I_D = \frac{1}{2} \mu_e C_{ox} \frac{W}{L} (V_{GS} - V_t)^2$$

and note that the values of the threshold voltage V_I , the oxide-capacitance $C_{\rm ex}$, and (to a lesser extent) the transistor aspect ratio W/L vary widely among devices of supposedly the same size and type. This is certainly the case for discrete devices, in which large spreads in the values of these parameters occur among devices of the same manufacturer's part number. The spread is also large in integrated circuits, especially among devices fabricated on different wafers and certainly between different batches of wafers. Furthermore, both V_I and μ_R depend on temperature, with the result that if we fix the value of V_{GS} , the drain current I_D becomes very much temperature dependent.

4.5.2 Biasing by Fixing V_G and Connecting a Resistance in the Source

An excellent biasing technique for discrete MOSFET circuits consists of fixing the dc voltage at the gate, V_0 , and connecting a resistance in the source lead, as shown in Fig. 4.30(a). For this circuit we can write

$$V_G = V_{GS} + R_S I_D \tag{4.46}$$

Now, if V_G is much greater than V_{GS} , I_D will be mostly determined by the values of V_G and R_S . However, even if V_G is not much larger than V_{GS} , resistor R_S provides negative feedback, which acts to stabilize the value of the bias current I_D . To see how this comes about consider the case when I_D increases for whatever reason. Equation (4.46) indicates that since V_G is constant, V_{GS} will have to decrease. This in turn results in a decrease in I_D , a change that is opposite to that initially assumed. Thus the action of R_S works to keep I_D as constant as possible. This negative feedback action of R_S gives it the name **degeneration resistance**, a name that we will appreciate much better at a later point in this text.

Figure 4.30(b) provides a graphical illustration of the effectiveness of this biasing scheme. Here we show the i_D - v_{GS} characteristics for two devices that represent the extremes of a batch of MOSFETs. Superimposed on the device characteristics is a straight line that represents the constraint imposed by the bias circuit—namely, Eq. (4.46). The intersection of this straight line with the i_D - v_{GS} characteristic curve provides the coordinates (I_D and V_{GS}) of the bias point. Observe that compared to the case of fixed V_{GS} , here the variability obtained in I_D is much smaller. Also, note that the variability decreases as V_G and R_S are made larger (providing a bias line that is less steep).

6. Derive the expression for transconductance g_m and voltage gain A_v for a common source amplifier with small input signal.

Ans.

Next, consider the situation with the input signal $v_{\rm gv}$ applied. The total instantaneous gate-to-source voltage will be

$$v_{GS} = V_{GS} + v_{gS}$$
 (4.56)

resulting in a total instantaneous drain current i_D .

$$i_{b} = \frac{1}{2} k_{n}' \frac{W}{L} (V_{GS} + v_{gs} - V_{r})^{2}$$

$$= \frac{1}{2} k_{n}' \frac{W}{L} (V_{GS} - V_{r})^{2} + k_{n}' \frac{W}{L} (V_{GS} - V_{r}) v_{gs} + \frac{1}{2} k_{n}' \frac{W}{L} v_{gs}^{2}$$
(4.57)

The first term on the right-hand side of Eq. (4.57) can be recognized as the de bias current I_D (Eq. 4.54). The second term represents a current component that is directly proportional to the input signal $v_{\rm pr}$. The third term is a current component that is proportional to the square of the input signal. This last component is undesirable because it represents nonlinear distortion. To reduce the nonlinear distortion introduced by the MOSFET, the input signal should be kept small so that

$$\frac{1}{2}k_s'\frac{W}{L}v_{gs}^2 \ll k_s'\frac{W}{L}(V_{GS} - V_s)v_{gs}$$

resulting in

$$v_{gr} \ll 2(V_{GS} - V_r)$$
 (4.58)

or, equivalently,

$$v_{gs} \ll 2V_{OV}$$
 (4.59)

where $V_{\mu\nu}$ is the overdrive voltage at which the transistor is operating.

If this small-signal condition is satisfied, we may neglect the last term in Eq. (4.57) and express i_D as

$$i_D = I_D + i_d \qquad (4.60)$$

where

$$\hat{t}_d = k_a' \frac{W}{L} (V_{GS} - V_t) v_{gs}$$

The parameter that relates i_d and v_g , is the MOSFET transconductance g_m

$$g_m = \frac{i_d}{v_{gs}} = k_s' \frac{W}{L} (V_{GS} - V_t)$$
(4.61)

or in terms of the overdrive voltage V_{ov}

$$g_m = k_n' \frac{W}{L} V_{OV} \qquad (4.62)$$

Figure 4.35 presents a graphical interpretation of the small-signal operation of the enhancement MOSFET amplifier. Note that g_{in} is equal to the slope of the i_B - v_{GS} characteristic at the bias point,

$$g_m = \frac{\partial i_D}{\partial v_{GS}}\Big|_{v_{GS} = V_{GS}}$$
(4.63)

This is the formal definition of g_m , which can be shown to yield the expressions given in Eqs. (4.61) and (4.62).

4.6.3 The Voltage Gain

Returning to the circuit of Fig. 4.34, we can express the total instantaneous drain voltage v_D as follows:

$$v_D = V_{DD} - R_D i_D$$

Under the small-signal condition, we have

$$v_D = V_{DD} - R_D(I_D + i_d)$$

which can be rewritten as

$$v_D = V_D - R_D I_d$$

Thus the signal component of the drain voltage is


$$v_d = -i_d R_D = -g_m v_t R_D \qquad (4.64)$$

which indicates that the voltage gain is given by

$$A_u = \frac{v_d}{v_{ss}} = -g_m R_D \qquad (4.65)$$

7a. Explain the operation of MOSFET as a switch

Ans



7b. Design the circuit with R_D and R_S where n-MOS transistor operates at V_{DD} =+2.5V, V_{SS} =-2.5V, I_D =0.3mA and V_D =+0.4V. The transistor has V_t =1V, $\mu_n C_{ox}$ =60 μ A/V², W/L=120 μ m/3 μ m and gate is at ground. Neglect the channel length modulation effect.

Ans.

	V10" 42.5V			12
die		ID = Julle	nCox LO	(VS15-V+)2.
	o ARD			
	G VD	=> 0+8×10	- 60 X10 4	120 X10-6 (VG18-1)2
		50. 51. 4	2	GX 10
	- " 5	→ 300 X10	6 60 XID.	7 20 40 2 VOV
	L VIN RS	a Commence	A	P
	4 4 4	2 300	= 60 Y 40	X Vov
	N88 == 8-5V		3.	10
	s) Vov =	300 -	1	
10.00		RAXUR	18	119
		2		Mean way to
JVA	> Vev = 0.5	55 35		
	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		= Vov + V+	= 0.8585 +1 = 1-3534
" G1	is at ground p	stential s	must be	at -1.2535V
	Rs = Vs - V	SS = -1.8535	- (-2.5)	1-3535+0-5
	ID		3×10-3.	
	≥ Rs . 1-1465	The August 2015 August 2015		The Contract of
	0-8 ×16-3			3
Uz	& RD = VDD -1	D = 2.5 - 0.4	. 7 60	+W
a		0 .8 x 10-3	704	
	1,			1 de la companya del companya de la companya del companya de la co