INSTITUTE OF


TECHNOLOGY



Scheme Of Evaluation

Internal Assesment Test - I

| Sub: | DSDV Code: | | | | | | | 15EC663 | | | | |
|--|---|-----------|---------|------------|----|------|------|---------|---------------|-----|-----|--|
| Date: | / 03 / 2019 | Duration: | 90 mins | Max Marks: | 50 | Sem: | VI | Branch: | Open Elective | | | |
| Answer all Questions | | | | | | | | | | | | |
| | | | | | | | | | Marks | OBE | | |
| | | | | | | | | | | СО | RBT | |
| 1 E | 1 Explain the systematic process of digital system from design to Embedded system design. | | | | | | | [10] | CO1 | L1 | | |
| 2 Develop a sequential circuit that has a single data input signal 'S' and produces an output 'Y'. The output is '1' whenever 'S' has the same value over three successive clock cycles, and '0' otherwise. Assume any value of 'S' for a given clock cycle. | | | | | | | [10] | CO1 | L3 | | | |
| 3 D | Develop a verilog code to find a given year is a leap year or not and generate a leap year flag. | | | | | | [10] | CO1 | L3 | | | |
| | Develop a verification module for testing a design which down counts from '99' – '10' and repeats till input ready signal is reset. | | | | | | | [10] | CO1 | L3 | | |
| For complex multiplier unit having 8 pre binary and 8 post binary input's, design the data path which performs multiplication and stores the result in 64k x 8 bit memory (use 16k x 8 bit as component memory) | | | | | | | [10] | CO2 | L3 | | | |







Fig 1 Illustrates a simple design methodology. Requirements and constraints are generated externally by marketing group of a company or by customer. They Pudude Junctional requirements, performance requirements, constraints on power construption, cost and parkaging. 3 Tasks: 1) Design 2) Synthesis [3M] 3) physical packing Each of these are followed by a verification task. I verification fails at any stage, we must revisit a previous task to correct the error. Fig 2 Pllustrates hardware and septuare codesign. besigning the hardware and software for a system together is alled hardware / software code sign. Delialing which parts to put in hardware and which it the software is called partitioning. Once the functionality has been particuled blue hardware and software, development of the two can proceed concurrently For those appeals of the embedded system software that depends on hardware, the abstract behavioral madels from the hordware design task can be used to verify

septembre design. A similar approach can be used to

verify parks of hardware that suborface abroadly with a processor core. Develop a sequential clut that has a single data fip signal '9' and of produces on olp 'y'. The olp is '1' whenever ilp 3 has same value for three successive choices and ,0, otherwise. Assume the value of 's' for the given cycle. To compare the value of PIP to 3 sucressive clock cycles, the value of PIP should be save for previous two yells To store previous values me use a pair of D-FF The old is a state only of 3 sucressive ilb are all I or all oi 91, 92 Johnty determine if 3 values are 1 93,94,95 negate 3 values. 96,97 determence 3 values are o. 98 combines both to yield final ofp. [5M] The olp of 2 FF's follow value of 3 over 2 cycles (delayed) .: When either 1, or 10 is 1, the olp 4 changes to 1.




The circles and arrows holicate which signals are used to determine the values of other signals, leading to a 2 at the output.

When all S, SI and So are 1, N. changes to 1, Rudiathing that S has been 1 for 3 sucressive cycles. Shrilarly when all S, SI and So are 0, No changes to 1, Rudiathing that S has been 0 for 3 successive cycles. When either N. or No Po 1, the autput x changes to 1.

toosign a digital system which alown could from 99 to 00 and suspends when Euput ready signal is off.

Sol:-




Develop a verillog code to find a given year is a leap year lag.


```
module leapyear Coulput leap, Euput year);
 El (hear x 4 = = 0 & & hear x 100 [= 0 11 hear x 400 ==0)
             leap = 1'b1;
                                          [3M]
      else
 endmodule.
      a verification for testing
code:
     medule div-by 4();
      ( reg [3:0] Ym, Yn, YE, Yo;
      wine out;
      );
                                                 (2 m)
      der-by 4 four (out, Ym, Yh, Yt, Yo);
      Purfal
            # 100 Jm= 4'60000;
            # 100 4 = 4 60000;
            # 100 Ve = 41 60000;
                                                [4n]
              100 100 40 0000;
       endmodule
```

```
/ divisible by zero
       Pozono (a,b,c,d, ym, yh, yt, yo);
Ruput [3:0] ym, yh, yt, yo;
output A, B, C, D;
 assign # 10 A = ~ yo(3) & ~ yo(5) & ~ yo(1) & ~ y(6);
 ausign # 10 B= nyt (3) & nyt (3) & nyt (6) & nyt (6);
 ausign # 10 (= 24 mg (3) & ny n (3) & ny n (5) & ny n (5);
 asign # 10 D= nym3] & nym@] & nym0];
enquoque
        ls s 6 20 4 ();
module
( reg (3:0) ym, yu, yr, yo;
   while leave;
 );
dr. by zero mer Cleave, ym, yu, yt, yo);
Pur tral
    bogin
      # 100 ym = 4'b0000;
         1000 y h= 41 6 0000;
                                           - (6H)
     endmodule
```

5) For complex multiplier unit having 8 pre binary and 8 post binary input's, design the data path which performs multiplication and stores the result in 64k x 8 bit memory (use 16k x 8 bit as component memory)



5 Marks



5 Marks