

Scheme Of Evaluation Internal Assessment Test 2 – April.2019

| Sub: | | N | licroprocess | sor | | | | Code: | 17EC46 |
|-------|------------|-----------|--------------|---------------|----|------|----|---------|----------------------|
| Date: | 16/04/2019 | Duration: | 90mins | Max Marks: | 50 | Sem: | IV | Branch: | ECE(A,B,C,D)/ TCE |

Note: Answer Any Five Questions

| Des cri pti on | Marks Distribution | | Max Marks | |
|-------------------------|--|--------------------------------------|--------------|------|
| 1 | Explain the following string instruction: (i) CMPSB, (ii) MOVSB, (iii) LODSB, (iv) STOSB, (v) SCASB. CMPSB MOVSB CMPSB SCASB CMPSB/CMPSW: It is used to compare a byte(or word) in the data segment with a byte(or word) in the extra segment. The offset address of the source in the data segment should be in SI. The offset address of the destination in the extra segment should be in DI.SI and DI are incremented / decremented after each operation depending upon the direction flag DF in the flag register. Comparison is done by subtracting the byte (or word) in extra segment from the byte(word) in data segment. The flag bits are affected, but the result is not stored anywhere. Example: CMPSB; compare DS:[SI] with ES:[DI] SI ← SI±1depending upon DF DI ← DI±1depending upon DF CMPSW ; compare {DS:[SI], DS:[SI+1]} with {ES:[DI], ES:[DI+1]} SI ← SI±2depending upon DF DI ← DI±2depending upon DF IF DF=0, SI and DI are incremented, otherwise decremented. MOVSB/MOVSW: Move String Byte or String Word It is used to transfer a word/byte from data segment to extra segment. The offset address of the source in the data segment should be in SI. The offset address of the destination in the extra segment should be in DI. SI and DI are incremented / decremented depending upon the direction flag. Example: | 2 M 2 M 2 M 2 M | 10 M | 10 M |
| | MOVSB | | | |

 $SI \leftarrow SI\pm 1 \qquaddepending upon DF$ $DI \leftarrow DI\pm 1 \qquaddepending upon DF$ $MOVSW \qquad \qquad ; \qquad \{ES:[DI], ES:[DI+1] \qquad DS:[SI], DS:[SI+1]\}$ $DI \leftarrow DI\pm 2 \qquaddepending upon DF$

SI ← SI±2depending upon DF

IF DF=0, SI and DI are incremented, otherwise decremented.

LODSB/LODSW: Load String Byte or String Word

The LODS instruction loads the AL/AX register by the content of a string pointed by SI in the data segment. SI - incremented / decremented after each operation depending upon the direction flag DF in the flag register.

Example:

LODSB; AL \leftarrow DS:[SI]

LODSW; AL \leftarrow DS:[SI], AH DS:[SI+1],

STOSB/STOSW: Store String Byte or String Word

The STOS instruction stores the AL/AX register contents to a location of the string pointed by DI in the extra segment.DI incremented / decremented after each operation depending upon the direction flag DF in the flag register.

Example:

STOSB; ES: $[DI] \leftarrow AL$

STOSW; ES:[DI] \leftarrow AL, ES:[DI+1] \leftarrow AH

SCASB/SCASW: Scan String Byte or String Word

This instruction scans string of bytes or words for an operand byte or word specified in the AL or AX register. The offset address of the string in extra segment should be in DI. DI is incremented /decremented after each operation depending upon the direction flag DF in the flag register. Comparison is done by subtracting the byte (or word) in extra segment from AL (AX). The flag bits are affected, but the result is not stored anywhere.

DΙ

Example:

SCASB; compare AL with ES:[DI]

DI±1depending upon DF

SCASW; compare {AX} with {ES:[DI], ES:[DI+1]


DI ← DI±2depending upon DF


If DF=0 SI and DI are incremented, otherwise decremented.

| | What are assembler directives? Describe the following assembler directives with examples: (i) DB (ii) EQU (iii) DUP (iv) ASSUME (v) ENDS. | | | |
|---|---|--------|------|----|
| | Definition of assembler directive Description with example DB EQU DUP ASSUME ENDS | | | |
| | An Assembly language program is a series of statements, or lines. Which contains either assembly language instructions or statements called directives. | 1 | | |
| | Assembler Directives (pseudo-instructions) give directions to the assembler about how it should translate the Assembly language instructions into machine code. | M 1 | | |
| | Assembler directives are non processor executable program instructions which help the assembler to arrange and prepare the code better. | | | |
| | i. DB (Define Byte) : this directive directs the assembler to reserve byte or bytes of memory locations. | | | |
| | Ex: | | | |
| 2 | a. num db 25H | 2 M | 10 M | 10 |
| | his statement directs the assembler to reserve 1 byte memory location for a variable or label amed num and initialize it with value 25H. | | | M |
| | b. rank db 01h,02h,03h,04h,05h | M | | |
| | This statement directs the assembler to reserve 5 byte memory locations for a list named rank and initialize them with values above specified 5 values25H. | 2 | | |
| | ii. EQU: (Equate) The directive EQU is used assign a label with a value or symbol. It is used to define a constant without occupying a memory location. Ex: count equ 5 | M | | |
| | Here equ is used to assign a label count with value 5. | | | |
| | iii. DUP (duplicate): DUP will duplicate a given number of characters. Ex: list db 5 dup (25H) Dup directs the assembler to duplicate value 25H in 5 memory locations starting from | | | |
| | label list. iv. ASSUME: Assume Logical Segment Name: It tells the assembler what address will be in the segment registers at execution time. Ex: Assume CS:code, DS:Data, ES:Extra | | | |
| | v. ENDS:END of Segment Indicates the end of logical segment. | | | |

| | Data Segment ; Indicates the | | | |
|---|--|-----------------------|------|----|
| | | | | |
| | ;beginning of logical segment named Data | | | |
| | Num db 10H | | | |
| | Data Ends; Indicates the end of logical segment named Data. | | | |
| | Explain the following commands: (i) AAM (ii) JNC LABEL (iii) CALL (iv) DAA (v) CLC and (vi) CMC. | | | |
| | AAM JNC LABEL CALL DAA CLC CMC | | | |
| | AAM – ASCII adjust after Multiplication The AAM instruction used after MUL instruction that multiplies two unpacked BCD operands. After the execution of AAM instruction, the product available in AX will be converted into unpacked BCD format. Example: MOV AL, '9'; AL=39H MOV BL, '8'; BL=38H SUB AL, 30H; AL=09H SUB BL, 30H; BL=08H MUL BL; AX=0048H AAM; AX=0702 Note: AAM instruction does the conversion by dividing AX by 10 or 0AH AL= remainder and AH= quotient | 2 M 2 M 2 | | 10 |
| 3 | JNC Label: | M | 10 M | M |
| | nditional jump execution. If CY Flag=1, the sequence of execution transfers to the location ntified by LABEL. | | | |
| | E.g. JNC L2 | 1 | | |
| | CALL: | M | | |
| | CALL is unconditional Control Transfer (Branch) instruction. This instruction is used to call subroutine (procedure) from a main program. | 1M | | |
| | CALL instruction transfers the execution control to a subroutine with the intention of coming back to the main program. | | | |
| | Thus in CALL, 8086 saves the address of next instruction into to the stack before branching to subroutine. At the end of the subroutine, the control is transferred back to the main program using the return address from the stack. | | | |
| | There are two types of CALL: | | | |
| | a. Near CALL: The subroutine called must be in the same segment (hence intra - segment). | | | |
| | ; SP← SP-2; IP ← Offset address of subroutine BINtoHEX | | | |
| | Far CALL: The subroutine called is in the another segment (hence inter - segment). | | | |
| | Here CS and IP gets new values. | | | |

| DAA works only | on AL | | | | | | |
|--|---|--|---|---|--------|------|--|
| | n ADD or ADC instruction A instruction adds 06 to the | | | 9, or if AF | | | |
| | ding 06, If the upper nibble the upper nibble of AL. | of AL is greater tha | n 9 , or if CF = 1 , I | DAA instruction | | | |
| For example, addition concerned. | ing 29H and 18H will result | in 41 H, which is i | ncorrect as far as E | BCD is | | | |
| Hex | BCD | | | | | | |
| + 18 + 1 + 6 | 0010 1001 0001 1000 0100 0001 AF = 1 because AF = 1 The final result is | DAA will add 6 to low s BCD. | ver nibble | | | | |
| | | | | | | | |
| MNEMONIC | MEANING | OPERATION | Flags Affected | | | | |
| CLC | Clear Carry Flag | (CF) ← 0 | CF | | | | |
| СМС | Complement Carry Flag | (CF) ← (CF) | CF | | | | |
| D.G. intermed | | | | | | | |
| is recognized using | | operations that ar | e performed whei | i an interrupt | | | |
| • Sequecno | n of Interrupt e of operation | | | | 1 | | |
| • Diagram | | | | | M | | |
| | ne normal sequence of executhe main program. | ution, diverts execu | tion to ISR. After e | execution of ISR | 7 M | | |
| Suppose an ext while the CPU is e instruction. The IP questing device on request, the CPU of | ernal device interrupts the CF xecuting an instruction of a problem is then incremented to point to its INTA pin immediately if its hecks the IF flag. If the IF is set, the interrupt requests are | ogram. The CPU first of the next instruction. t is a NMI, TRAP or D et, the interrupt reque | ompletes the executi The CPU then acknowivide by Zero interruest is acknowledged to | on of the current owledges the rept. If it is an INT using the INTA | 2 M | 10 M | |





8086 supports a total of 256 types of the interrupts, i.e. from 00 to FFH. Each interrupt requires 4 bytes, i.e. two bytes each for IP and CS of its ISR. Thus a total of 1,024 bytes are required for 256 interrupt types, hence the interrupt vector table starts at location 0000:0000 and ends at 0000:03FFH. The interrupt vector table contains the IP and CS of all the interrupt types stored sequentially from address 0000:0000 to 0000:03FF H. The interrupt type N is multiplied by 4 and the hexadecimal multiplication obtained gives the offset address in the zeroeth code segment at which the IP and CS addresses of the interrupt service routine (ISR) are stored. The execution automatically starts from the new CS:IP.

Dedicated interrupts:

1.INT 0 (Divide by zero):

This interrupt occurs whenever there is division error. i.e. When the result of division is too large to be stored.

This condition normally occurs when the divisor is very small as compared to the dividend or the divisor is zero.

Its ISR address is stored at location 0 x4=00000in the IVT.

2. INT 1 (single step):

The microprocessor executes this interrupt after every instruction if TF is set.

It puts the microprocessor in single stepping mode i.e. μp pauses after executing every instruction.

This is very useful during debugging.

Its ISR generally displays contents of all registers.

Its ISR address is stored at location 1 x 4=00004 in the IVT.

3. INT 2: (Non-maskable interrupt)

The μp executes this ISR in response to an interrupt on NMI line. Its ISR address is stored at location 2 x 4=00008H in the IVT .

INT 3: (Breakpoint interrupt):

It is used to create the breakpoints in the program.

It is used for debugging large programs where the single stepping is inefficient.

Its ISR address is stored at location 3 x 4=0000CH in the IVT.

5. INT 4: (Overflow interrupt):

This interrupt occurs if the overflow flag is set and the μp executes INTO instruction(Interrupt on overflow).

It is used to detect overflow error in signed arithmetic operations.

Its ISR address is stored at location 4 x 4=00010H in the IVT.


5(b)Explain stack structure of 8086 in detail.

- PUSH operation
- POP operations

PUSH Operation:

Let the content of SS be 5000 H and the content of the stack pointer register be 2050 H. To find a current stack-top address, the stack segment register content is shifted left by four bit positions (multipl 10 H) and the resulting 20-bit content is added with the 16-bit offset value, stored in the stack pointer re In the above case, the stack top address can be calculated as shown:

Thus the stack top address is 52050 H. Figure 4.1 makes the concept more clear.



If the stack top points to a memory location 52050 H, it means that the location 52050 H is alread cupied, i.e. previously pushed data is available at 52050 H. The next 16-bit push operation will decrete stack pointer by two, so that it will point to the new stack-top 5204EH, and the decremented conte SP will be 204E H. This location will now be occupied by the recently pushed data. Thus, if a 16-bit is pushed onto the stack, the push operation will decrement the SP by two because two locations will quired for a 2-byte (16-bit) data. Thus it may be noted here that the stack grows down.

Thus for a selected value of SS, the maximum value of SP = FFFF H and the segment can have max of 64K locations. Thus after starting with an initial value of FFFFH, the Stack Pointer (SP) is decrem by two, whenever a 16-bit data is pushed onto the stack. After successive push operations, when the Pointer contains 0000 H, any attempt to further push the data to the stack will result in stack overflow.

4 M

2 M

2

M

ı

| | POP | operation: | | | |
|---|---|--|---|------|----|
| | Sup progra at this to the stack. stack or register content their of the pu | opose, a main program is being executed by the processor. At some stage during the execution of the m, all the registers in the CPU may contain useful data. In case there is a subroutine CALL instruction stage, there is a possibility that all or some of the registers of the main program may be modified due execution of the subroutine. This may result in loss of useful data, which may be avoided by using the At the start of the subroutine, all the registers' contents of the main program may be pushed onto the one by one. After each PUSH operation SP will be modified as already explained before. Thus all the rescan be copied to the stack. Now these registers may be used by the subroutine, since their original its are saved onto the stack. At the end of the execution of the subroutine, all the registers can get back riginal contents by popping the data from the stack. The sequence of popping is exactly the reverse of shing sequence. In other words, the register or memory location that is pushed into the stack at the end lee popped off first. | | | |
| | Write | an ALP which replaces all occurrences of character '-' in a given string by '*'. | | | |
| | • | Template | | | |
| | • | Algorithm | | | |
| | | MODEL SMALL | | | |
| | | .STACK 64H | | | |
| | | .DATA | | | |
| | | STAR DB '*' | | | |
| | | DASH DB '-' | | | |
| | | BLOCK1 DB 'C-M-R-I-T\$' | | | |
| | | COUNT EQU (\$-BLOCK1) | | | |
| | | .CODE | | | |
| | | MOV AX,@DATA | | | |
| | | MOV DS,AX | | | |
| | | MOV DL,STAR | 4 | | |
| 6 | | MOV BL,DASH | 4 | 10 M | 10 |
| | | MOV CX, COUNT | M | | M |
| | | MOV SI, OFFSET BLOCK1 | 6 | | |
| | L1: | MOV AL,[SI] | M | | |
| | | CMP AL,BL | | | |
| | | JZ L2 | | | |
| | | INC SI | | | |
| | | JMP L3 | | | |
| | L2: | MOV [SI],DL | | | |
| | | INC SI | | | |
| | L3: | LOOP L1 | | | |
| | | MOV AH,4CH | | | |
| | | INT 21H | | | |
| | | END | | | |

| 3 | as BCD number at LOC as packed BCD. | | 10 M | 10 M |
|---|---|--------|------|---------|
| | A two digit BCD number is typed using a keyboard. Write an ALP to read the value, save it | | | |
| | decremented, | | | |
| | DF=0, SI and DI are auto incremented on execution of string instruction, otherwise they are auto | | | |
| | REP MOVSB will repeat 5 times. Every REP instruction decrements CX register value by 1. | | | |
| | CX register value decides how many times REP will execute. E.g. if initially CX is loaded with 5 | | | |
| | As the direction flag is cleared in the program, SI and DI are incremented after every MOVSB instruction. | | | |
| | END | | | |
| | INT 21H | | | |
| | MOV AH,4CH | | | |
| | MOVE LYN LOVY | | | |
| | REP MOVSB | | | |
| | CLD | | | |
| | MOV DI, OFFSET LOC2 | M | | |
| | MOV SI, OFFSET LOC1 | 3 | | |
| | MOV CX, COUNT | M | 10 M | M |
| | | 4 | | 10 |
| | MOV ES,AX | 3 M | | |
| | MOV DS,AX | | | |
| | MOV AX,@DATA | | | |
| | .CODE | | | |
| | COUNT EQU 100 | | | |
| | LOC2 DB 100 DUP('?') | | | |
| | LOC1 DB 100 DUP(0) | | | |
| | .DATA | | | |
| | .MODEL SMALL .STACK 64H | | | |
| | Significance of SI, DI, CX and DF | | | |
| | Algorithm | | | |
| | • Template | | | |
| | SI, DI, CX and DF bit. | | | |
| | Copy 100 bytes of data from LOC1 to LOC2 using MOVS instruction. Give the significance of | | | |
| | | | | |
| | | | | |

| • | Template | 4 | |
|---|--------------------|---|---|
| • | Algorithm | M | |
| | .MODEL SMALL | 6 | |
| | .STACK 64H | M | |
| | .DATA | | |
| | LOC DB 1 DUP(0) | | |
| | .CODE | | |
| | MOV AX,@DATA | | |
| | MOV DS,AX | | |
| | MOV AH,01H | | |
| | INT 21H | | ļ |
| | 11/1 2111 | | |
| | SUB AL,30H | | |
| | MOV BH,AL | | |
| | NOVY ANY ONLY | | |
| | MOV AH,01H | | |
| | INT 21H | | |
| | SUB AL,30H | | |
| | MOV BL,AL | | |
| | MOV OF 04 | | |
| | MOV CL,04 | | |
| | ROL BH,AL | | |
| | OR BL,BH | | |
| | MOV SI, OFFSET LOC | | |
| | MOV [SI],BL | | |
| | MOV AH,4CH | | |
| | INT 21H | | |
| | END | | |
| | | | |
| | | | |