



Internal Assesment Test – III

Sub:	b: DSDV					Code:	15EC663			
Date:	15/05/2019	Duration:	90 mins	Max Marks:	50	Sem:	VI	Branch:	Open Elective	
Answer all Questions										

OBE Marks CO **RBT** What are the serial interface standards? Explain any four. [10] CO₄ Solution:-These standards cover too bread areas of social interfaces; connection of 1/0 devices to computers, and connection of computers together to from a network. Some crangles of sirial interface standards for connecting 2/o devices include: 1) RS-232 * This standard was originally defined in the 1960s for consisting teletype computer terminals with moderns, devices for some communication with semote computers via thoma lines of terminals to computers . Since most computers included RSQ32 connection ports, RS 232 connections were incorporated in 2/0 devices other than terminals as a comminient way to correct to computed. + Levial Bansmission in RS232 interfaces was NRZ encoding with start and stop bits for synchronization with LIB fint and MSB at last. ii) IR + The Inter Integrated about bus specification is defined by Philips Senicenductors and is widely adopted t It specifies a serial bus portocal for low Bardwidth transmisser between chips in a system It requires two signals, one for NRZ coded serial data and the other for a clock

* The signals are obvious by open draw drivers allowing any of the chips connected to the but to take charge by driving the		
which and data signals		
* The advantage of I'C but it is simplicity and low implementation with in application that do not have		
high per formance requirements		
iii) NSB:		
* The Universal Serial Bus is specified by the USB Implementers		
* The Universal Serial Bus is specified by the USB Implementers forum, Then a monprofit consentium of comparies founded by the original developers of the bus specification		
* NSB has become commonplace for connecting specivities 20.		
* It uses differential signaling on a fair of wives with a modified form of NRZ encoding.		
a modified form of NRX encoding.	x .	
* Defferent configurations support social transfer at 1.5 Mbit/ses		
10 E. 20.		
iv) firewire: + This is another high speed but defined by IEEE Standards + This is another high speed but defeloped for lower		
1334. Whereas USB was		
bandwidth devices and subsequently servers in		
higher bandwidth, tirenire stated out to my		
* There is also a servision of the standard defining transfer	No.	
at rates up to 3.26 bit /see		
+ Firewire connections use two diffrential signaling fairs		
one for data and other for synchronization		
* Firewire has been mast successful in applications orgaining high-speed transfer of bulk data for example, sightle		
high- speed transfer of bulk data for example, significant from cameras.		
White are the first of the firs		
Write a note on polling and timers Solution:-	[10]	CO4 L3

POLLING:

* The simple I/O sychronization is called polling

* The simple I/O sychronization is called polling

* It involves the software organizedly checking a status

input from a controller to see if an event as occurred.

* If it as, the software performs the necessary task to react

to the event

* If there are multiple controllers, or multiple events to

which the software must occupand, the software checks

each of the status inputs in turn, seading to even

as they occur, as part of a busy loop

* Idling has the advantage that is very simple to implement

and requires no additional circuitary beyond the

input and output registers of the I/O controllers.


	TI			
	* However, it requires that the processor core be continually			
	react to.			
	+ 44 also prevents the provener from reacting immediately			
	to one event if it is busy dealing with another event.			
	for these reasons polling is usually only need in very simple control applications where there is no need for fast reaction			
	Contact applications where there is no need for just rentur			
	limes.			
	TIMERS:			
	* Many real time embedded systems must profom -actions at specific times. Too essee systems we need to include some			
	Specific Lines. Vo mest rog			
	form of times sounter do donive a periodi signal from System			
	Mark we can use such a signiture			
	eycle represents one unit of time in embedded system.			
	We for internal timest in real time embeddled			
	Restins is to generale an interior for any			
	some programmable mutope of			
	of the interval timer acts no an 1/0 controller often called			
	a real-time clock, with an output register for programming			
	the time interval.			
	of The interrupt handler for the timer can then perform any			
	required periodic actions			
	+ An RTOS generally includes an executive, together with			
	software components to manage other resources such as			
	storage, input output communication and specialized processing occurred.			
	* The advantage of using RTOS is that we can focus own			
	software development effort on the aspects of our system			
	that are different from other systems and rance power cools			
	that are different from other systems and rance former cools that deals with common embedded software mechanisms.			
3	Explain Functional verification, synthesis and design optimization.	[10]	CO5	L2
	Solution:-			

optimization Functional Venification: Successful Venification of a system segmins a venification plan that identifies what part of the design will be verified, the functionality that dull be verified and how verification will be performed. performed. Since System 15 composed of subsystems, each subsystems must be assert for the entitle System is Composed Of Subsystems, each Subsystems must be correct for entire system to be correct We use term coverage to refer the proportion of functionality that is resified to de coverage tas been red a figure of meint It refers to proportion of lines of code that have been executed to at least once during executed to at least once during Simulation of design, SYN THESIS - having performed functional system, design and verification of digital system, the design flow the next stage in the design flow i's synthesis, that is refinement of the list synthesis, that is refinement of the list synthesis, function al design to a gate level met list. for most design, Synthesis can be performed Targely automatically using an RTL Synthesis tool. RTL Synthesis, as the mane Suggests; start with models of Jesign sefined to segister transfer level.

	Design oplimization - We described a design thou assuming that the design meets constraints at each stage. In most design projects, this ideal sixuation toes not hold. The need to perform some oplimization of the design, possible making toade-off one property against another. Instead they are cyclic, with the design evolving as onore back-end" emplementation. I implementation. I implementation. I implementation is insufficient, then the need to revisit earlier stages to more substantial changes.			
4	Explain scan design and boundary scan Solution:-	[10]	CO5	L3

Scan design: - Scan des ign technique address modifying the registers to allow them to be chained into a long Shift registers called Scan Chain. Test vertors can be shifted into the registers in the claim, under Control of fest mode irput, making them Controllable. 3 tored values can also be shifted out the registers, thus making them observable we then run the System normal operation mode for one clock cycle, clocking the output of earn block into blocks output registers s can in scanin mode CLK


boundary Scan-The Concept of Scan design can be (extended for nein in festing the Connection between the chips on PEP.
To test the PCB to enclude Scan-chain flip flops on the external plins of each Chip . When the chain is loaded the vector is Isiven on to the external outputs of the chips The J'Tag Standard Specifies the each component have Acess por, considering of following Connector TCK- Control test operation (TCK) TMS- Test, mode select Input control test operation TDF- Serial input for test data & instanction TDO, Serial output for test data and "instructions:



a) DFT: Design for test which refer to design techniques that seeks to improve testatosibly.

BIST: Buit-in self test, techniques which involve adding test circuits that generates test patterns and analyze output responses.

A 4-617 LASK for generally pseudo-random test vectors



1111 - 1011 - 1001 - 1000 - 0100 - 0001 - 1100 1111 - 1011 - 1001 - 1000 - 0100 - 0001 - 1100

The most common means of generaling test patterns is a plendo random test pattern generator. Unlike thre random Sequences, pseudo-random sequences can be repeated from a given starting point, called the seed.

They have smillar Statistical properties to the random sequences. Beado Tandom sequences can be readily generated with a simple thorowork structure called linear-feedback Shift register. The

The piquence is hollated by presetting the flap glopps generating the test value un as a seed.