CBCS SCHEME

	USN			7EE35	
Third Semester B.E. Degree Examination, Aug./Sept.2020					
/	11/	Digital System Design			
Sec. 1		1			
9	Tim	e! 3	hrs. Max. Marl	ks: 100	
practi	The same of the sa	N	ote: Answer any FIVE full questions, choosing ONE full question from each modu	de.	
mal	37		sic. 7 ms/rer unit 11/ Byun questions, encouning e1/2 juin questions		
1. On completing your answers, comparator and /or equations written eg. $42+8=50$, will be treated as			Module-1		
e trea	1	a.	Convert the following equations into proper canonical form:		
vill b			i) $f(A, B, C) = A + ABC$ into standard SOP form.	10 34	
50, v		b.	ii) $f(A, B, C) = A(A + B + C)$ into standard POS form. (1) Reduce the following function using K-Map technique:	10 Marks)	
n = 8+ +× = 1			A Vince to the control of the contro	10 Marks)	
.g, 42					
itten (OR		
IS WI	2	a.	Simply the following using Quine-McCluskey method:	10 Mayles	
nation		b.	$f(A, B, C, D) = \sum m(1, 2, 3, 5, 9, 12, 14, 15) + \sum d(4, 8, 11)$ (1) Design a logic circuit with inputs P, Q, R so that output Y is high whenever P is	10 Marks) s zero or	
or equ		0.		10 Marks)	
and /					
ator			Module-2		
evalı	3	a.	i) Implement $f(A, B, C) = \sum m(1, 3, 5, 6)$ using 4:1 multiplexer. ii) Implement $f(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$ using 8:1 multiplexer. (1)	10 Marks)	
eal to		b.	ii) Implement $f(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$ using 8:1 multiplexer. (1) Explain the concept of look ahead adder and hence realize 3 bit parallel adder using		
, арр				10 Marks)	
ation		9			
entific	4		OR	10 Marks)	
of ide	4	a. b.	5	10 Marks)	
aling		The same			
reve			Module-3		
Any	5	a.	Explain the operation of gated S-R flipflop using NAND gates, with truth table. (1)	10 Marks)	
•		b.	Design synchronous MOD-6 counter using S-R flip flop.	10 Marks)	
importaint ivote			CMRIT LIBRARY BANGALORE - 560 037		
01 LAI		•	OR With logic diagram, explain the working of master slave J-K flip flop along with wa	aveforms	
Ī	6	a.	Explain about race around condition.	10 Marks)	
		b.	Design synchronous mod-3 counter using J-K flip flop.	10 Marks)	
			APPS.		

Module-4

7 a. Construct the transition table, state table and state diagram for the given synchronous sequential circuit. (10 Marks)





Fig.Q.7(a)


b. Obtain transition table and excitation table for the given state diagram.

(10 Marks)



OR

8 a. Construct the transition table, state table and state diagram for the Moore sequential circuit.
(12 Marks)



b. Compare Moore model and Mealy Model.

(08 Marks)

Module-5

9 a. Write data flow description for full adder in both VHDL and verilog. (1

(10 Marks)

b. Compare VHDL and verilog.

(10 Marks)

OR

10 a. Describe different operators in VHDL and verilog.

(10 Marks)

b. Briefly describe different styles of descriptions in VHDL.

(10 Marks)

* * * * *