

OR

- 6 a. What are the output for the following instructions:
- (i) $Y = 1X$; $X = 4'b1010$
 - (ii) $Y = X \ll 1$; $X = 4'b0101$
 - (iii) $Y = \{B, C, 2'b11\}$; $B = 4'b0010$, $C = 4'b1101$
 - (iv) $Y = \{4\{A\}, 3\{B\}\}$; $A = 1'b1$, $B = 2'b01$
 - (v) $Y = A + B$; $A = 4'b1010$, $B = 4'b1110$ (05 Marks)
- b. Write the truth table for all Bitwise operator. (05 Marks)
- c. Develop a gate level verilog code for 4-bit ripple carry adder from 1-bit full adder. What is the out if $A = 0110$ $B = 1110$ and $C_{in} = 0$ at $t = 0$ (10 Marks)

Module-4

- 7 a. Explain how the initial and always statements are declared and used in verilog code. (10 Marks)
- b. Explain Non blocking statement. Mention one application example. (10 Marks)

OR

- 8 a. With an example and formal syntax definition. Explain conditional 'if' 'else' statements. (05 Marks)
- b. Design a 4:2 priority encoder with i_3, i_2, i_1 and i_0 as inputs and $y_1 y_0$ are outputs. If i_3 is 1 output shall be 11, i_2 is 1 output shall be 10, i_1 is 1 output shall be 01 and i_0 is 1 output shall be 00; by default let output be 00 (05 Marks)
- c. Explain the following loops with example:
- (i) FOR LOOP
 - (ii) FOREVER LOOP
 - (iii) WHILE LOOP (10 Marks)

Module-5

- 9 a. Write a VHDL code to implement 4-bit equality comparator using Behavioral description. (04 Marks)
- b. Explain the integer type, physical type and array data types in VHDL. (06 Marks)
- c. With a neat tool flow diagram, explain design tool flow. (10 Marks)

OR

- 10 a. Explain the following modes of ports :
- (i) IN
 - (ii) OUT
 - (iii) BUFFER
 - (iv) INPUT. (08 Marks)
- b. Explain what are signals and constants. How are they declared and used in VHDL code? (05 Marks)
- c. Write a short note on Attributes in VHDL. (07 Marks)
