USI

INGALORE

Sixth Semester B.E. Degree Examination, Aug./Sept.2020 **Digital System Design using Verilog**

Time: 3 hrs. Max. Marks:100

Answer any FIVE full questions, selecting atleast TWO questions from each part.

PART - A

- What is meant by Design methodology? Explain the basic steps of design methodology with 1 the help of flow chart.
 - b. Suppose a factory has two vats, only one of which is used at a time. The liquid in the vat in use needs to be at the right temperature, between 25°C and 30°C. Each vat has two temperatures sensors indicating whether the temperature is above 25°C and above 30°C, respectively. The vats also have low level sensors. The supervisor needs to be wokenup by a buzzer when the temperature is too high or too low or the vat level is too low. He has a switch to select which vat is in use. Design a circuit of gates to activate the buzzer as required. (05 Marks)
 - c. Explain static load levels imposed in real world circuit.
- Develop a verilog code of a encoder for use in a domestic burglar alarm that has sensors for each of eight zones. Sensor is '1' when an intrusion is detected in that zone and '0' otherwise. The encoder has three bits of output, encoding the zones as follows: Zone1:000, Zone2:001, Zone3:010, Zone4:011, Zone5:100, Zone6:101, Zone7:110, Zone8:111. (08 Marks)
 - b. Draw the circuit diagram of parity tree for generating and checking even parity for 8 bit
 - c. Implementing the Boolean function F = (x + yz)(yz) using sum-of-product form. Use laws of Boolean Algebra for reduction. (08 Marks)
- Write a note on the various operations that can be performed on fixed-point members. 3

(10 Marks)

- b. Develop a verilog model of a code converter to convert the 4-bit unsigned binary integer to Gray code. (10 Marks)
- a. Explain the asynchronous timing methodology in detail.

(08 Marks)

(05 Marks)

b. Design and develop a verilog code for mod 10 counter.

(06 Marks)

Develop a verilog model for an interval timer that has clock, load and data input parts and a terminal-count output port. The timer must be able to count intervals of upto 1000 clock cycles. (06 Marks)

CMRIT LIBHARY BANGALORE - 560 037

PART - B

- Develop a verilog model of a dual port 4k × 16-bit flow through SSRAM. One port allows data to be written and read, while other port only allows data to be read. (08 Marks)
 - b. What is the benefit of allowing PLD in a system to be reprogrammed? Explain. (06 Marks)
 - Compute the 12-bit ECC word corresponding to the 8-bit data word 01100001. (06 Marks)
- Write a Gumnet assembly language program to find greater of two valves. 6 (10 Marks)
 - b. Explain Arithmetic, Logical, Shift and Memory instructions. (10 Marks)

	-	-	-	-	-	
1	11	,	C	4	_	L
	.,	n.		O	n	ľ

7	a. b. c.	Discuss the modelling tristate drivers in verilog. Explain the mechanism for input / output controllers to request on interrupt. Explain the working of successive approximation ADC.				
8	a. b.	Briefly explain Design optimization. Explain Build In Self Test (BIST) techniques. ***** *****	(10 Marks) (10 Marks)			
	(

Contract of the contract of th