



Second Semester M.Tech. Degree Examination, Aug./Sept. 2020 Design of Analog and Mixed Mode VLSI Circuit

Time: 3 hrs.

PLORE . 31

Max. Marks: 100

18EVE21

Note: Answer FIVE full questions, choosing ONE full question from each module.

## Module-1

- Derive the expression for output drain current of NMOSFET for all operating regions. 1 What is transconductance? With derivation of equations for gm dram the variations of gm as (07 Marks) function of overdrive and drain current. (03 Marks) Draw the complete small signal model for NMOSFT. OR With derivation for gain equation, explain the operation of common source amplifier with
- 2 (08 Marks) resistive load. What is the limitation of CS amplifier with resistive load? (02 Marks) b.
  - What is source degeneration resistor? With derivation of gain equation show that the drain current is a linearized function of the input voltage for CS with source degeneration.

(10 Marks)

# Module-2

- Derive the gain equation for CG stage along with its input-output characteristic. (10 Marks) Write the circuit for folded cascade amplifier with proper biasing and discuss its input-(08 Marks) output characteristics.
  - What are the disadvantages of single stage op-amp?

(02 Marks)

(06 Marks)

- State and prove half-circuit concept.
  - Using above derive the expression for small signal differential voltage gain for MOS (04 Marks) differential pair.
  - What is Gilbert cell? Derive the Gilbert cell starting from the MOS differential pair, with (10 Marks) elaboration on common mode voltage limitation.

### Module-3

- What is the effect of channel length modulation in basic current mirror circuit? (10 Marks) 5 (10 Marks)
  - Explain the large analysis of differential pair with active current mirror.

- Explain various performance parameters of an op-amp. (07 Marks)
  - What is the necessary of two stage op-amp, explain with block diagram approach. (03 Marks)
  - Write a note on:
    - i) Telescopic cascade op-amp
    - **CMRIT LIBRARY** BANGALORE - 560 037 ii) Folded cascade op-amp.

### Module-4

- In detail explain the slewing in an op-amp circuit. (10 Marks) 7
  - (07 Marks) With an example, explain the concept of Delayed - Locked Loops.
  - State two advantage of DLL over PLL.

(03 Marks)

(10 Marks)

1 of 2

### OR

8 a. With relevant equations explain the dynamics of simple PLL.

(10 Marks)

- b. Write a note on follow in PLL application:
  - i) Jitter reduction
  - ii) Skew reduction
  - iii) Frequency multiplication.

(10 Marks)

# Module-5

9 a. List and explain all specifications of DAC.

(10 Marks)

b. Explain charge scaling DAC architecture with the help of block diagram. What is its disadvantage are how it is eliminated? (10 Marks)

### OR

10 a. With neat block diagram and equation explain the operation of single slope ADC architecture. (10 Marks)

b. With neat diagram explain the operation of successive approximation ADC with step by step algorithm. (10 Marks)