ime 3 hrs.

b.

18EC56

Fifth Semester B.E. Degree Examination, Jan./Feb. 2021 Verilog HDL

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1 a. Explain the typical design flow for VLSI IC circuit using block diagram. (08 Marks)

Explain the trends in HDLs (Hardware Description Languages). (04 Marks)

c. Apply the bottom-up methodology to demonstrate the design of 4-bit ripple carry counter.

(08 Marks)

OR

2 a. Define Module and Instance. Describe 4 different levels of abstractions used in Verilog HDL to describe target design. (10 Marks)

b. Explain top down design methodology and bottom up design methodology. (10 Marks)

Module-2

3 a. What are system tasks and compiler directives? Explain with example. (08 Marks)

b. Check the correctness of the following legal strings. If not, write the correct strings.

i) "This is a string displaying the % sign"

ii) "Out = in1 + in2"

iii) "Please ring a bell \ 007"

iv) "This is a backslash \ character \ n"

(04 Marks)

c. Declare the following variables in verilog:

i) An 8-bit vector net called a in

- ii) A 32 bit storage register called address. Bit 31 must be in MSB. Set the value of the reg. to a 32 bit decimal number equal to 3.
- iii) An integer called count
- iv) A time variable called snap shot
- v) An array called delays, Array contains 20 elements of the type integer
- vi) A memory MEM containing 256 words of 64 bits each
- vii) A parameter cache-size equal to 512.

(08 Marks)


OR

4 a. With a neat block diagram, explain the components of a verilog module by highlighting mandatory blocks. (08 Marks)

b. Explain the port connection rules of verilog HDL.

(08 Marks)

c. A 4-bit parallel shift register has I/O pins as shown in Fig.Q.4(c) below. Write the module definition for this module shift reg. Include the list of ports and port declaration. (04 Marks)



3

1 of 2

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

Module-3

- Use gate level description of verilog HDL to design 4:1 MUX truth table, gate level block, logic expression and logic diagram. Write the stimulus block.
 - b. Write gate level description to implement y = ab + c with 5 and 4 time units of gate delay for AND and OR gate respectively. Also write the stimulus block and simulation waveforms.

(10 Marks)

- Write the dataflow modeling verilog code for 4-to-1 multiplexer using 6
 - i) Logic equation ii) Conditional operator.

(10 Marks)

- b. Explain assignment delay, implicit assignment delay and net declaration delay for continuous assignment statements with examples. (04 Marks)
- Write a dataflow level verilog code using + and {} operators for 4-bit full adders. (06 Marks)

Module-4

- Explain the blocking assignments and non-blocking assignment statements with relevant 7 examples. (08 Marks)
 - Explain briefly the different types of event based timing control in verilog.

(08 Marks)

Write a note on the following loop statements:

i) While loop ii) Forever loop. (04 Marks)

8 Write a verilog behavioral code for 4 to 1 MUX using CASE statement.

(08 Marks) (08 Marks)

Explain the sequential and parallel blocks with examples.

Define a function to multiple two 4-bit numbers 'a' and 'b'. The output is an 8 bit value. Invoke function by using stimulus and check results. (04 Marks)

Module-

- Write a note on: - a.
 - i) Assign and deassign
 - Overriding parameters.

(10 Marks)

Create a design that uses the full adder. Use a conditional compilation ('if def.). Compile the fulladder 4 with def param statement if the text macro DPARAM is defined by the 'define statement; otherwise, compile the Fulladder4 with module instance parameter values.

(06 Marks)

What will be the output of the \$display statement shown below

Module TOP:

A a1();

end module

Module A;

B b1();

end module

Module B:

initial

\$display {"I am inside instance % m"); end module.

(04 Marks)

BANGALOR

OR

10 With a neat flow chart explain computer-aided logic synthesis process. (10 Marks)

Write RTL description for magnitude comparator.

(06 Marks)

What is logic synthesis?

(04 Marks)