


# $Internal\ Assesment\ Test-3$

		Sub: Digital System	Design		C	ode: 181	EE35
Date: 12/12/2020 Duration: 90 mins Max Marks: 50 Sem: 3				Se	Sections: A&B		
Ansv	wer <b>ANY FIVE</b> fu	ıll questions. Explain your notati Go	ons explicitly and clearly. Sood luck!	ketch figures	wherev	er nece	ssary.
					Marks	OB	_
01	With a most local	a diagnos avalais the differen				СО	RBT
Q1.	register.	c diagram, explain the differen	t modes of operation of un	iversai siiit	[10]	CO4	L3
Q2.	Q2. Design a 4-bit MOD-8 Johnson Counter. Also write the count sequence table and timing diagram.				[10]	CO4	L3
Q3.	Design and imple	ement a divide by 10 asynchrono	ous counter using T-FFs.		[10]	CO4	L3
Q4.	Design MOD-6 s	synchronous up counter using D	flip-flop.		[10]	CO4	L3
Q5.		onous counter to count the sequence of the seq	uence 0, 1, 4, 6, 7, 5 and 1	repeat using	[10]	CO4	L3
Q6.	sequential circuit	(A) (B) (B) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	Q <sub>A</sub> A F		[10]	CO5	L3
Q7.	With the help of analysis. Give ex	block diagram explain the Meal ample circuits.	y and Moore model in seque	ential circuit	[10]	CO5	L2



### Internal Assesment Test – 3

Internal Assesment Test – 3			
Sub: Digital System Design	(	Code: 18	EE35
Date: 12/12/2020 Duration: 90 mins Max Marks: 50 Sem: 3	S	Sections: A&	
Solution			
	Monle	OE	BE
	Marks	CO	RBT
Q1. With a neat logic diagram, explain the different modes of operation of universal shift register.  The Register has both Leff shift and Tright shift and clop possible has been bringered by a Universal shift Register.  The Register has both Register sensitive of the shift of	[10]	CO4	L3




Q3. Design and implement a divide by 10 asynchronous counter using T-FFs.


[10] CO4 L3




- No. of valid states: 10 (0-9). At 10th clock pulse output will be temporarily 1010 but immediately every flip-flops will be cleared to zero and clear input will be activated (1). 11th -15th states will be
- No. of flip-flops: 2">=N, if n=4, then the condition, 16>=10 (N=10) will be valid.
- No. of sequence states total: 16 (0-15).
- No. of clock pulse: 16.

Step 2: JK Flip-flop







Step 6:



## Q4. Design MOD-6 synchronous up counter using D flip-flop.



CO<sub>4</sub> L3 [10]



1. Determine the flip-flop input equations and the output equations from the sequential circuit.

$$F = A \oplus B$$

$$J_A = B \qquad K_A = \overline{X}B$$

$$J_B = \overline{X} \qquad K_B = X \oplus A$$

2. Derive the transition equations.

The transition equations for JK flip-flops can be derived from the characteristic equation of JK flip-flop as follows:

We know that for JK flop-flop

$$Q^{+} = J\overline{Q} + \overline{K}Q$$


$$\therefore A^{+} = Q_{A}^{+} = J_{A}\overline{Q}_{A} + \overline{K}AQ_{A} = B\overline{Q}_{A} + \overline{X}BQ_{A} = B\overline{Q}_{A} + (X + \overline{B})Q_{A}$$

$$= B\overline{A} + (X + \overline{B})A$$

and 
$$B^+ = Q_B^+ = J_B \overline{Q}_B + \overline{K}_B Q_B = \overline{X} \overline{Q}_B + \overline{X} \oplus \overline{A} Q_B$$
  
=  $\overline{X} \overline{B} + \overline{X} \oplus \overline{A} \cdot B$ 

3. Plot a next-state maps for each flip-flop.

The next-state maps are :



#### 4. Plot the transition table.

The transition table can be formed by combining the above two maps. The Table 6.3.3 shows the transition table.

Present state		Next state			Output		
		X = 0		X = 1			
Α	В	A+	B*	A*	в*	F = (A + B)	
0	0	0	1	0	0	0	
0	1	1	1	1	0	1	
1	0	1	1	1	0	1	
1	1	0	0	1	1	0	

Note: For Moore sequential circuit output only depends on present state and not on the input.

#### 5. Draw the state table


By assigning a=0.0, b=0.1, c=1.0 and d=1.1 we can write state table from the transition table as shown.

Present state	Next	state	Output	
A B	X = 0	X = 1	F	
	A*B*	A*B*		
	ь		0	
b	d	c	1	
•	d	c	1	
d		d	0	

### 6. Draw state diagram

From the state table we can draw state diagram as shown

Note: In case of Moore model, the directed lines are labelled with only one binary number representing the state of the input that causes the state transition. The output state is indicated within the circle, below the present state because output state depends only on present state and not on the input.



Q7. With the help of block diagram explain the Mealy and Moore model in sequential circuit analysis. Give example circuits.

The synchronous or clocked sequential circuits are represented by two models.

- Moore model: The output depends only on the present state of the flip-flops.
- Mealy model: The output depends on both the present state of the flip-flop(s) and on the input (s).


#### Moore Model


As mentioned earlier, when the output of the sequential circuit depends only on the present state of the flip-flop, the sequential circuit is referred to as Moore model. Let us see one example of Moore model. Fig. shows a sequential circuit which consists of


two JK flip-flops and AND gate. The circuit has one input X and one output Y.

As shown in the Fig. input is used to determine the inputs of the flip-flops. It is not used to determine the output. The output is derived using only present states of the flip-flops or combination of it (in this case  $Y = Q_A Q_B$ ).

In general form the Moore model can be represented with its block schematic as shown








Moore circuit model with an output decoder

In the Moore model, as output depends only on present state of flip-flops, it appears only after the clock pulse is applied, i.e. it varies in synchronism with the clock input.

When the output of the sequential circuit depends on both the present state of flip-flop(s) and on the input(s), the sequential circuit is referred to as Mealy model. the output of the shows the sample Mealy model. As shown in the Fig. circuit is derived from the combination of present state of flip-flops and input (s) of the circuit.



Example of Mealy model Fig.

Looking at Fig. 6.1.3, we can easily realize that, changes in the input within the clock pulses can not affect the state of the flip-flop. However, they can affect the output of the circuit. Due to this, if the input variations are not synchronized with the clock, the derived output will also not be synchronized with the clock and we get false output (as it is a synchronous sequential circuit). The false outputs can be eliminated by allowing input to change only at the active transition of the clock (in our example HIGH-to-LOW). In general form the Mealy model can be represented with its block schematic as shown

