ADAR CATEMIE

		GBGO OUNSING	
USN			18CS34
Service .	de la	Third Semester B.E. Degree Examination, Jan./Feb. 202	1
WHEN WELLS		Computer organization	
To and the same	MF		
1	ne: 3	Max.	Marks: 100
BANC		te: Answer any FIVE full questions, choosing ONE full question from each t	nodule.
Provi	NO	te: Answer any FIVE full questions, classing	
		Module-1	
	-	The performance of a computer? Explain.	(08 Marks)
1	a. b.	Define addressing modes. Explain any five types of addressing modes with exa	ample. (12 Marks)
	0.		(12 WIAIKS)
		OR	
2		Define subroutine and parameter passing. Explain how to pass the parameter	r by value and
2	a.	25. 7	(
	Ъ.	How the input and output operations are to be performed by the processor? W	(10 Marks)
		that reads a line of characters and displays it.	(
		Module-2	
3	a.	TV-ite the scenario when the interrupts are enabled.	(06 Marks)
3	b.	Explain how the I/O devices should be organized in a priority students.	(08 Marks) (06 Marks)
	C.	Define exception, describe the different kinds of exceptions.	(00 112110)
		OR	ij
	а.	Define bus arbitration. Explain the two approaches to bus arbitration.	(10 Marks)
, .	b.	With the help of timing diagram, explain the read operation on the PCI bus.	(10 Marks)
		Module-3	(06 Marks)
5		Explain the operation of a CMOS memory cell. With a neat figure, explain the organization of a 2M × 32 memory module	using 512K × 8
	Ь.	static memory chips.	(00
	C.	Palain the internal structure of synchronous DRAM.	(06 Marks)
	di.		
		What is the use of a cache memory Explain in detail the three types of	determining the
•	6 a	cache locations to store memory blocks.	(101)
	Ъ	vy 11 is to be used as on interleaving! Explain.	(10 Marks)
		A second	
		Module-4 A half adder is a combinational logic circuit that has two inputs x and y	and two outputs
	7 a	Sum(s) and carry(c), resulting from the binary addition of x and y.	
		" - 1 16 - The so a true level ANI)—UK CITCIII	11
		ii) Show how to implement a full-adder using two nam address and extern	al logic gates, as
	,	necessary.	(20 212
		using Booth's algorithm.	(10 Marks
		1 of 2	

OR

8 a. Explain 4-bit carry-look ahead adder.

(10 Marks)

b. Perform the division of 8 ÷ 3 using restoring division.

(10 Marks)

Module-5

9 a. Write and explain the control sequence for execution of the instruction Add(R3), R1.

(10 Marks)

b. Explain the three-bus organization of the dater path.

(10 Marks)

OR

10 a. Explain in detail the organization of control unit.

b. Explain the operation of 4-stage pipeline.

(10 Marks)

(10 Marks)

2 of 2