

VTU Examination December 2017

			, , ,								
Sub:	Computer Organ	nization						Code	:	15CS34	
Date:	30 / 12 / 2017	Duration:	3 hours	Max Marks:	80	Sem:	3	Branc	Branch: CS		Ξ
Answer any FIVE FULL questions, choosing ONE full question from each module											
							OE	BE			
					M	larks	СО	RBT			
			MO	DILLE 1							
			MIC	DULE 1							
1 (a)	List the steps terms of tran commands. As location INSTI steps might be • Transfer the commands are a Read the requested with the requested with the requested words. • Transfer the command are a Read requested words. • Transfer the command are a Read requested words. • Transfer the command are a Read requested words. • Transfer the command are a Read requested words. • Transfer cont. • Transfer cont. • Perform addit. • Transfer cont. • Add 1 to open.	sfers between sume that R and that the expressed accontents of raccommand the expressed accontents of raccommand the expressed accontents of raccommand the expression of the	een the the instruction instruction address s: register PC to the mergister MDI teps needed the next register PC to memory er MDR and wait und R to the ALU wo operant o ALU	components a action itself is a set initially in a cto register MA mory and then R. ed to update the instruction can a cto register MA and then wait into IR and de R to MAR atil MDR is load LU J ds in the ALU	stor stor AR. wait e con be for AR t unti-	some ed in ester PC until it tents of etched. il it has it	simple contribute the memory C. The first two has transferred FPC from stransferred to result into R0	ol at vo ed	[8]	CO1	L3
(b)	What is perform computer in a performance of the pe	program suit	t. measure	Explain the over is the to ver benchmaled System and publishes	une	tak	en by		[8]	CO3	L2


representative application programs for different application domains, together with test results for many commercially available computers. The programs selected range from game playing, compiler and database applications to numerically intensive programs in astrophysics and quantum chemistry. In each case, the program is compiled for the computer under test, and running time on real computer is measured. Simulation is not allowed. The same program is also compiled and run on one computer selected as a reference. For SPEC 95, the reference is the SUN SPARCITATION for SPEC 2000, reference is an ultraSPARC 10 with 300 MNZ WHEASPARC-Ili processor SPEC rating = Running time on the reference computer Running time on the computer under test The test is repeated for all the programs in SPEC suite, and geometric mean of results is computed. let SPEC; be the rating for program i in the suite Overall spic rating is given by: SPEC rating = (TI SPEC:) 7 where n is no. of programs in the suite.

2 (a) With a relevant figure define the little Endian and big Endian assignments.

[4] CO1 L2

These 2 methods are used for byte addressing. Any one			
These a methods are used for byte addressing. Any one method is selected out of these.			
Big-endian assignment - Lower byte addresses are used for more significant bytes (leftmost bytes) of the word.			
Little-endian assignment - Lower byte addresses are used for the less significant bytes (rightmost bytes) of the word.			
The words 'more significant' and 'less significant' are used in relation to the weights (power of a) resigned to bits one word represents a number.			
word Byte address . word 3yte address address of 1 a 3 address of 3 a 1 o 4 5 6 7 address of 5 4			
3*-4 2*-3 3*-2 3*-1 3*-2 3*-4			
(a) Big-endian assignment (b) Little-endian assignment (BYTE & WORD ROPESSING)			
Consider a computer that has a byte addressable memory organized in 32 bit words according to the big Endian scheme. A program reads ASCII characters entered at a keyboard and store them in a successive byte location starting at a location 1000. Show the contents of the two memory words at locations 1000 and 1004 after the name "Johnson" has been entered. (ASCII codes $J=4$ AH, $o=6$ FH, $h=68$ H, $n=6$ EH, $S=73$ H) (H represents it is a hexadecimal number. Each character takes 1 byte. Each word has 4 bytes or 32 bits. So, location 1000 to 1003 has 4 bytes for storing letters J ,o,h,n and, location 1004 to 1007 has 4 bytes to store remaining 3 characters s , o , o)	[4]	CO1	L3
Byte contents in hexadecimal, starting at location 1000 to 1007, will be 4A, 6F, 68, 6E, 73, 6F, 6E. The two words at 1000 and 1004 will be 4A6F686E and 736F6EXX .			
Write about shift and rotate instruction with neat diagram and example of each.	[8]	CO1	L2

a) Shift and Rotate Instructions.	
The instructions shift bits of an operand to right or	
left some specified number of bit positions.	
Rotate instructions more the bits that are shifted out	
of one end of the operand back into the other end.	
· Logical Shifts	
Shift an operand over a number of bit positions specified,	
in a court operand contained in the instruction. Court operand	
may be given as an immediate operand or in may be contained	
in a processor register.	
Syntax LShigt L count, det	
LShift R count dist	
Bits shifted out are passed through Carry flag, C & then deopped.	
-> Logical Shift left	
8-	
C ROCO	
LShift #9, RO	
Before : 0 01110011 (Logical Shift left)	
After: [] [11001100]	
> Logical Shift Right	
8g- ·	
LShift #\$, RO	
Reform: [01110011] [0] (Logical Chift Right)	
After: [00011100] []	
- Arithmetic Shifts	
Filtin bits are not always zero as in logical shift operations.	
Syntax: Ashift L count, det	
AShiffR comb, dst	
-> left Drithmetic Shift	
ep Bright #1, Ro	
The empty position in the LSB (least significant bit) is filled	
with a zero.	



(4to 8 bils) The device sends a special code to the processor over the bus. · The code contains o identification of the device, starting address of ISR, address of the branch to ISR (if ISR not at that location). The evention pointed to by the intersupting device is used to store the starting address of the intercupt service routine. This address is called interrupt vector. Provessor reads it and loads it into PC. & when the processod is heady to receive intercupt-vector code, it a may activate interrupt-acknowledge line, INTA. The Ho derice responds by sending its intersuptvector code and truning off the INTR signal. Interrupt Nesting ii) 3 SNTERRUPT NESTING · Disabling Intercupts during execution of the ISR may not favor devices which need immediate attention. eg, keeping track of time of day · Pre-emption of low priority interrupt by another

higher poiority interrupt is known as Interrupt nesting.

A priority level is assigned to processor which is the priority


accepted during execution of Ish of lower priority interrupt.


· Only interrupts requests of higher priority will be


of the program that is currently being executed.

Duly higher priority interrupts than this asseaccepted:

Processors priority is encoded in a few bits of processor.







USB is a serial bus that satisfies low cost (lue wice flexibility (long distance) requirements. Clock and date information are encoded together and transmitted as a esignal. To provide high data transfer bandwidth it high clock frequency. It Offers 3 speeds of operation loss speed (1-5 megabits/s), full speed (12 megabits USB 2-0 high-speed (480 megabits/s).


called bush, which acts 98 an intermediate control point be the nost & Ito devices. Root hub connects the entire to the host computer. Ceases of the tree (I/o devices) are a functions. Such hub has a number of ports where I may be a connected, including other hubs.

thus copies a message that it receives from its upstream connection to all its domnstream ports (i.e broadcast all I/o device), but only the addressed device will keep to that message. A message from an I/o device is see only upstream towards the root of the tree and is seen by other devices. Means, it allows host to a device communication but does not allow devices to communicate with each other.


The tree makes it possible to connect large no. of devices to computer though a few ports.

USB operates on polling. A device may send a messorly in response to a poll message from the hose So, no tur devices can send messages at save ti

to DMA untrollera



Louise a house the on Helm UIO am ashitalion lines.		
device is sends the pattern 0110 on arbitration lines. A code value is calculated applying blogical OR? on identification numbers of contending devices.		
+ 0110		
This code generated by 'OR' operation is sent back		
to all the contending derices. Such contending derice, compares its own id on arbitration		
when it finds a mismatch in any bit place, the		
remaining lower order sits of that divice it are disabled to 0!		
derice A 0101 Code 0111		
so now derice A shows 0/00.		
SO WAS ADVICE IT SILENDS SIGN		
device 8 0110 code 011/		
device 8 0110 code 0111		



MODULE 3

5 (a) Draw a diagram and explain the working of 16 Megabit DRAM chip [8] CO5 L3 configured as 2M x 8.




Figure 5.7. Internal organization of a 2M × 8 dynamic memory chip.

In above figure, a 16-megabit (4x4x1024x1024).

DRAM chip is configured as 2M x 8. The cells are organized in the form of 4K x 4K array. The 4096 cells in each row are divided into 512 groups of 8, so that a row can store 512 bytes of data.


- 21 bit address is needed to access a byte in the memory. 21 bit is divided as follows:
 - 1) 12 address bits are needed to select a row.
 - i.e. A₈₋₀ → specifies row-address of a byte.
 - 2) 9 bits are needed to specify a group of 8 bits in the selected row.
 - i.e. A₂₀₋₉ → specifies column-address of a byte.
- · During Read/Write-operation,
 - → row-address is applied first.
 - → row-address is loaded into row-latch in response to a signal pulse on RAS' input of chip. (RAS = Row-address Strobe CAS = Column-address Strobe)
- · When a Read-operation is initiated, all cells on the selected row are read and refreshed.
- Shortly after the row-address is loaded, the column-address is
- ->Applied to the address pins and loaded into Column address latch under control of CAS signal.
 - . The information in the latch is decoded.
 - The appropriate group of 8 Sense/Write circuits is selected.

R/W'=1(read-operation) \rightarrow Output values of selected circuits are transferred to data-lines D_0-D_7 . R/W'=0(write-operation) \rightarrow Information on D_0-D_7 are transferred to the selected circuits.

- RAS' & CAS' are active-low so that they cause latching of address when they change from high to low.
- To ensure that the contents of DRAMs are maintained, each row of cells is accessed periodically.
- A special memory-circuit provides the necessary control signals RAS' & CAS' that govern the timing.
- . The processor must take into account the delay in the response of the memory.

Fast Page Mode

- > Transferring the bytes in sequential order is achieved by applying the consecutive sequence of column-address under the control of successive CAS' signals.
- > This scheme allows transferring a block of data at a faster rate.
- > The block of transfer capability is called as fast page mode.



	It is a combination of direct mapping and associative mapping techniques. Blocks of the cache are grouped into sets , and the mapping allows a block of the main memory to reside in any block of a specific set . Contention problem of direct mapping is eased by having a few choices for block placement. Hardware cost is reduced by decreasing the associative search. For example, a cache with two blocks per set. Memory blocks 0, 64, 128,, 4032 map into cache set 0, and they can occupy either of the two block positions within this set. Having 64 sets means that the 6-bit set field of the address determines which set of the cache might contain the desired block. The tag field of the address must then be associatively compared to the tags of the two blocks of the set to check if the desired is present. This is two-way associative search. The number of blocks per set is a parameter that can be selected to suit the requirements of a particular computer. 4 bocks per set need 5-bit set field, 8 blocks per set need 4-bit set field and so on. 128 blocks per set does not require set bits and is known as full associative technique. One block per set is termed as direct mapping. Cache having k blocks per set is referred to as a k-way-set-associative cache. Each block contains a control bit called valid bit (different from dirty/modified bit). The valid bits are all set to 0 when power is initially applied to the system or when the main memory is loaded with new programs and data from the disk. The valid bit of a particular cache block is set to 1 the first time this block is loaded from main memory. Whenever a main memory block is updated by a source that bypasses the cache (e.g. DMA transfer), a check is made to determine whether the block being loaded is currently in the cache. If it is, the valid bit is cleared to 0. This ensures that the stale data does not exist in the cache.			
(b)	 Define the following with respect to cache memory: (i) Valid bit, (ii) Dirty data, (iii) Stale data, (iv) Flush the cache. (i) Valid bit: A bit of information that indicates whether the data in a block is valid (1) or not (0) (ii) Dirty data: The data in the cache is called dirty data, if it is modified within cache but not modified in main memory. (iii) Stale data: The data in the cache is called stale data if it is modified in the main memory but the is not updated in cache. Flush the cache: Forcing dirty data to be written back to the memory before DMA transfer takes place. 	[4]	CO2	L1
(c)	A block-set associative cache consists of a total of 64 blocks divided into 4-blocks sets. The main memory contains 4096 blocks, each consisting of 128 words. i) How many bits are there in a main memory address? ii) How many bits are there in each of the TAG, SET and the WORD fields? i) 4096 blocks of 128 words each require 12+7 = 19 bits for the main memory address. ii) TAG field is 8 bits. SET field is 4 bits. WORD field is 7 bits	[4]	CO5	L3
7 (a)	MODULE 4 Convert the following pairs of decimal numbers to 5-bit signed 2's complement binary numbers and add them. State whether or not overflow	[4]	CO3	L3

```
occurs in each case.
                          ii) -14 and 11 iii) -5 and 7 iv) -10 and -13
   i)
            5 and 10
    i)
              00101
            +01010
              01111
          No overflow
   ii)
                10010
              + 01011
                11101
            No overflow
   iii)
               11011
             +00111
               00010
          No overflow
  iv)
              10110
            +10011
              01001
          Overflow
                                                                                                          CO3
                                                                                                                  L3
Design the 16 bit carry look ahead adder using 4-bit adder. Also, unite the
                                                                                                  [8]
expression for C_{i+1}.
                  S; = N; @ y; ⊕ C;
                 Ci+1 = 24: +x; ci+ 4: ci
                ci+1 = xiy: + (x:+y:) c:
                 CIFE = NEY:
  XX
                   Citi = Cri + Pici
      where
        G:= x:y: > Generate function
P:= x:+y: > hoopagate function
  Carry signal is generated if x_i = 1 and y_i = 1 i.e., G_i = 1
     · and (x;=1 or y;=1)
The is implemented using AND gate instead of OR gate.


It is implemented using XOR gate instead of OR gate.

i.e. P:= X: Dy; instead of P:= X: ty; Because, only

X:= y:= | the output will differ, but in that case

G:= 1, so it does not matter if P:= 0 or 1.
```

```
All Gi and Pi functions are can be formed independently
and in parallel
   Ci+1 = Gr: + P; c;
       Substituting ci
        City = Gi + Pi (Gi + Pi-1 Ci-1)
               = Gi+ Pi Gi-1 + Pi Pi-1 Ci-1
  Continuing .... final expression of Cition terms of co is
 Ci+1 = Gi + P. Gi-1 + P. R. Chi-g+ -- + P. P. -- P. G. +
        -- P; P; -, --- Po Co
  Consider the design of 4-bit adder.
        C, = Go + Poco
    C3 = Cn, + P, Go + P, Po Co
       (3 = 612 + 12 61+ 12 1, Got 121, Poco
        4 - G3 + P3C12 + P3P2C1+P3P2P, Go+P3P2P, Poco
  each carry signal is expressed as a direct Sum of Product
    (SOP) of Co rather than its preceding carry signal.
 For cy in the 4-bit adder, a fau-in of 5 is required.
This is about the limit for practical gates. So, rarry lookahead adder cannot be directly extended to larger operand sizes.
  Honever, if we cascade a number of 4-bit adders,
Constroom redont we can build longer addres. But it would lead to delay in calculating comp carries of (4, Co, C12,
  CIB -- and 80 on
  SES The carries Cy, C8, C12 ... repple though 4-bit odder
  blocks with & gate delays per block, analogous to the way
  that individual rarries ripple through each bit stage in be
  ripple - carry adder. By using higher - level block
 generate and propagate functions, it is possible to use
the brokalised appeach to develop the carries (4, co, c) =-
   -. in parallel, in a higher-level carry-lookahead circuit.
```





Draw the two n-bit number x and y to perform addition/subtraction.


Add/Subtraction

And/Subtraction

And/Su







	 ALU and all the registers are interconnected via a Single Common Bus (Figure 7.1). Data & address lines of the external memory-bus is connected to the internal processor-bus via MDR & MAR respectively. (MDR → Memory Data Register, MAR → Memory Address Register). MDR has 2 inputs and 2 outputs. Data may be loaded → into MDR either from memory-bus (external) or → from processor-bus (internal). MAR's input is connected to internal-bus; MAR's output is connected to external-bus. Instruction Decoder & Control Unit is responsible for → issuing the control-signals to all the units inside the processor. → implementing the actions specified by the instruction (loaded in the IR). Register R0 through R(n-1) are the Processor Registers. The programmer can access these registers for general-purpose use. Only processor can access 3 registers Y, Z & Temp for temporary storage during program-execution. The programmer cannot access these 3 registers. In ALU, 1) 'A' input gets the operand from the output of the multiplexer (MUX). 2) 'B' input gets the operand directly from the processor-bus. There are 2 options provided for 'A' input of the ALU. MUX is used to select one of the 2 inputs. MUX selects either → output of Y or → constant-value 4(which is used to increment PC content). An instruction is executed by performing one or more of the following operations: 1) Transfer a word of data from one register to another or to the ALU. 2) Perform arithmetic or a logic operation and store the result in a register. 3) Fetch the contents of a given memory-location and load them into a register. 4) Store a word of data from a register into a given memory-location. Disadvantage: Only one data-word can be transferred over the bus in a clock cycle. Solution: Provide multiple internal-paths. Multiple paths allow several data-transfers to take place in parallel. 			
(b)	Write the sequence of control steps required for single bus structure for each if the following instructions:	[8]	CO3	L3
	 Add the contents of memory location NUM to register R1. Add the contents of memory location whose address is at memory location NUM to register R1. Assume that each instruction consists of two words. (Note: Change of assumption may result in change of control steps) 1. PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} 2. Z_{out}, PC_{in}, Y_{in}, WMFC 3. MDR_{out}, IR_{in} 4. PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} 5. Z_{out}, PC_{in}, WMFC 6. MDR_{out}, MAR_{in}, Read 7. R1_{out}, Yin, WMFC 8. MDR_{out}, Add, Z_{in} 9. Z_{out}, R1_{in}, End 1. PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} 2. Z_{out}, PC_{in}, Yin, WMFC 3. MDR_{out}, IR_{in} 4. PC_{out}, MAR_{in}, Read, Select4, Add, Z_{in} 5. Z_{out}, PC_{in}, WMFC 6. MDR_{out}, MAR_{in}, Read, WMFC 7. MDR_{out}, MAR_{in}, Read 8. R1_{out}, Yin, WMFC 9. MDR_{out}, Add, Z_{in} 10. Z_{out}, R1_{in}, End 			

10 (a) Discuss the microwave oven with neat block diagram.

[8]

CO4 L2

Microwave Oven




Figure 10.1 A block diagram of a microwave oven.

MICROWAVE OVEN

- Microwave-oven is one of the examples of embedded-system.
- This appliance is based on magnetron power-unit that generates the microwaves used to heat food.
- When turned-on, the magnetron generates its maximum power-output.
 Lower power-levels can be obtained by turning the magnetron on & off for controlled time-intervals.
- Cooking Options include:
 - → Manual selection of the power-level and cooking-time.
 - → Manual selection of the sequence of different cooking-steps.
 - → Automatic melting of food by specifying the weight.
- Display (or Monitor) can show following information:
 - → Time-of-day clock.
 - → Decrementing clock-timer while cooking.
 - → Information-messages to the user.
- I/O Capabilities include:
 - → Input-keys that comprise a 0 to 9 number pad.
 - \rightarrow Function-keys such as Start, Stop, Reset, Power-level etc.
 - → Visual output in the form of a LCD.
 - ightarrow Small speaker that produces the beep-tone.
- Computational Tasks executed are:
 - → Maintaining the time-of-day clock.
 - → Determining the actions needed for the various cooking-options.
 - \rightarrow Generating the control-signals needed to turn on/off devices.
 - → Generating display information.
- Non-volatile ROM is used to store the program required to implement the desired actions.
 So, the program will not be lost when the power is turned off (Figure 10.1).
- Most important requirement: The microcontroller must have sufficient I/O capability.
 Parallel I/O Ports are used for dealing with the external I/O signals.
 Basic I/O Interfaces are used to connect to the rest of the system.
- (b) Discuss the digital camera with neat block diagram.

[8]

CO4 L2

Digital Camera




Figure 10.2 A simplified block diagram of a digital camera.

- Digital Camera is one of the examples of embedded system.
- An array of Optical Sensors is used to capture images (Figure 10.2).
- The optical-sensors convert light into electrical charge.
 - Each sensing-element generates a charge that corresponds to one pixel. One pixel is one point of a pictorial image.

The number of pixels determines the quality of pictures that can be recorded & displayed

- ADC is used to convert the charge which is an analog quantity into a digital representation.
- Processor
 - → manages the operation of the camera.
 - → processes the raw image-data obtained from the ADCs to generate images.
- The images are represented in standard-formats, so that they are suitable for use in computers.
- Two standard-formats are:
 - 1) TIFF is used for uncompressed images &
 - 2) JPEG is used for compressed images.
- The processed-images are stored in a larger storage-device. For ex: Flash memory cards.
- A captured & processed image can be displayed on a LCD screen of camera.
- The number of saved-images depends on the size of the storage-unit.
- Typically, USB Cable is used for transferring the images from camera to the computer.
- . System Controller generates the signals needed to control the operation of
 - i) Focusing mechanism and
 - ii) Flash unit.

(ADC → Analog-to-digital converter, LCD → liquid-crystal display)
(TIFF →Tagged Image File Format, JPEG →Joint Photographic Experts Group)