
USN					




# Internal Assessment Test 2 –October 2019

Internal Assessment Test 2 –October 2019											
Sub:	Analog and Digital Electronics					Sub Code:	18CS33	Branch:	CSE	CSE	
Date:	15/10/2019	Duration:	90 min's	Max Marks:	50	Sem/Sec:	3 <sup>rd</sup> / A	,В,С	B,C OBE		
Answer any FIVE FULL Questions								MARKS	CO	RBT	
Explain the operation of a read-only memory (ROM). Realize Hexadecimal-to- ASCII Code Converter using ROM								[10]	CO4	L2,L3	





### **Basic ROM structure:**

A ROM basically consists of a decoder and a memory array, as shown in Figure below When a 4bitadderttern of n 0's and 1's is applied to the decoder inputs, exactly one of the  $2^n$  decoder outputs is 1. This decoder output line selects one of the words in the memory array, and the bit 4bitadderttern stored in this word is transferred to the memory output lines



# Internal Architecture of ROM Example: 8 words x 4 bits





- 1. Internal structure of the 8-word x4-bit ROM shown in Figure above
- 2. The decoder generates the eight minterms of the three input variables.
- 3. The memory array forms the four output functions by ORing together selected minterms.
- 4. A switching element is placed at the intersection of a *word line* and an *output line* if the corresponding minterm is to be included in the output function; otherwise, the switching element is omitted (or not connected).
- 5. If a switching element connects an output line to a word line which is 1, the output line will be 1. Otherwise, the pulldown resistors at the top of Figure above cause the output line to be 0.
- 6. So the switching elements which are connected in this way in the memory array effectively form an OR gate for each of the output functions.

#### For example,

m0, m1, m4, and m6 are ORed together to form F0. Figure above shows the equivalent OR gate. In general, those minterms which are connected to output line F by switching elements are ORed together to form the output Fi.

Thus, the ROM in Figure above generates the following functions:


$$F_0 = \sum m(0, 1, 4, 6) = A'B' + AC'$$


$$F_1 = \sum m(2, 3, 4, 6, 7) = B + AC'$$

$$F_2 = \sum m(0, 1, 2, 6) = A'B' + BC'$$

$$F_3 = \sum m(2, 3, 5, 6, 7) = AC + B$$

Realize Hexadecimal-to- ASCII Code Converter using ROM






## For example:

To realize the function I1I2 + I1I2.





(b) Programmed

## Note:

we must simplify logic equations and try to fit them into one (or more) of the available PAL.

Unlike the more general PLA, the AND terms cannot be shared among two or more OR gates; therefore, each function to be realized can be simplified by itself without regard to common terms.


For a given type of PAL the number of AND terms that feed each output OR gate is fixed and limited.

## **Implement Full Adder using PAL**

Implement a full adder. The logic equations for the full adder are

$$Sum = X'Y'C_{in} + X'YC'_{in} + XY'C'_{in} + XYC_{in}$$

$$C_{\rm out} = XC_{\rm in} + YC_{\rm in} + XY$$



```
bit);
end encis;
architecture adder4 of encis
begin
    o0<=i4 or i5 or i6 or i7;
    o1<=i2 or i3 or i6 or i7;
    o2<=i1 or i3 or i5 or i7;
end adder4;
b)
    FIGURE 11-9
witch Debouncing
 with an S-R Latch
                                               Switch between
                                       at a
                                                          at b
                                          Bounce
                                                      Bounce
                                           at a
                                                       at b
```

When a mechanical switch is opened or closed, the switch contacts tend to vibrate or bounce open and closed several times before settling down to their final position.

- This produces a noisy transition, and this noise can interfere with the proper operation of a logic circuit. This can avoided by contacting to SR latch.
- 1. The input to the switch in Figure above is connected to a logic 1 (+V). The pull-down resistors connected to contacts *a* and *b* assure that when the switch is between *a* and *b* the latch inputs *S* and *R* will always be at a logic 0, and the latch output will not change state.
- 2. The timing diagram shows what happens when the switch is flipped from *a* to*b*.
  - a. As the switch leaves a, bounces occur at the R input; when the switch reaches b, bounces occur at the S input.
  - b. After the switch reaches b, the first time S becomes 1, after a short delay the latch switches to the Q=1 state and remains there.
  - c. Thus Q is free of all bounces even though the switch contacts bounce.

This debouncing scheme requires a *double throw* switch that switches between two contacts; it will not work with a *single throw* switch that switches between one contact and open.

Write a structural VHDL module for a 4 bit adder.

[10] CO5


L3


### Answer:


### Full Adder

```
Library ieee;
useieee.std_logic_1164.all;
entity fa is port(a,b,c:in bit;sum,carry:out bit);
end fa;
architecture data of fa is
begin
sum<= a xor b xor c;
carry<=((a and b)or(b and c)or(a and c));
end data;
```

```
library IEEE;
      use IEEE.STD LOGIC 1164.all;
     entity 4bitadder is
     port(a :in STD LOGIC VECTOR(3downto0);
     b :in STD LOGIC VECTOR(3downto0);
      ca :out STD LOGIC;
     sum :out STD LOGIC VECTOR(3downto0)
     );
      end 4bitadder;
     architecture adder4 of 4bitadder is
      Component fa is
     port(a :in STD LOGIC;
     b :in STD LOGIC;
      c :in STD LOGIC;
     sum : out STD LOGIC;
     ca :out STD LOGIC
     );
     end component;
     signal s :STD LOGIC VECTOR(2downto0);
     signal temp:STD LOGIC;
     begin
     temp<='0';
     u0 : fa port map (a(0),b(0),temp,sum(0),s(0));
         u1 : fa port map (a(1),b(1),s(0),sum(1),s(1));
         u2 : fa port map (a(2),b(2),s(1),sum(2),s(2));
      ue: fa port map (a(3),b(3),s(2),sum(3),ca);
      end adder4;
6(a)
      Explain the operation of master and slave S-R flip flop with truth table and timing
                                                                                    [7]
                                                                                           CO4
                                                                                                 L2
      diagram
      Answer:
          1. Figure below(a) shows an S-R flip-flop constructed from two S-R
             latches and gates.
          2. This flip-flop changes state after the rising edge of the clock.
          3. The circuit is often referred to as a master-slave flip-flop.
          4. When CLK= 0, the S and R inputs set the outputs of the master latch
             to the appropriate value while the slave latch holds the previous value
             of Q.
          5. When the clock changes from 0 to 1, the value of P is held in the
              master latch and this value is transferred to the slave latch.
          6. The master latch holds the value of P while CLK =1, and,
             hence, Q does not change.
          7. When the clock changes from 1 to 0, the Q value is latched in the
             slave, and the master can processnew inputs.
                FIGURE 11-18
                S-R Flip-Flop
                                          S - R = 0
                                          S = 1, R = 0
                                                  Set O to 1 (after active Ck edge)
                                          S = 0, R = 1
                                                   Reset Q to 0 (after active Ck edge)
                                          S-R-1
                S-R Flip-Flop
                plementation
                 and Timing
                                    (a) Implementation with two latches
```







JKQFIGURE 11-20 J-K Flip-Flop (Q Changes on the 001 Rising Edge) 010  $Q^* - JQ' + K'Q$ 100 101 111 (b) Truth table and characteristic equation (a) J-K flip-flop (c) J-K flip-flop timing The J-K flip-flop (Figure above is an extended version of the S-R flip-flop. The J-K flip-flop has three inputs—*J*, *K*, and the clock (CK). The *J* input corresponds to *S*, and *K* corresponds to *R*. That is, if J=1 and K=0, the flip-flop output is set to Q=1 after the active clock edge; and if K=1 and J=0, the flip-flop output is reset to Q = 0 after the active edge. Unlike the S-R flip-flop, a 1 input may be applied simultaneouslyto J and K, in which case the flip-flop changes state after the active clock .When J=K=1, the active edge will cause Q to change from 0 to 1, or from 1 to 0. The next state table and characteristic equation for the J-K flip-flop are given in Figure above(b). Figure above (c) shows the timing for a J-K flip-flop. This flip-flop changes state ashort time (tp) after the rising edge of the clock pulse, provided that J and K have appropriate values. 1. If J = 1 and K = 0 when Clock = 0, Q will be set to 1 following the rising edge. 2. If K=1 and J=0 when Clock 0, Q will be set to 0 after the risingedge. 3. Similarly, if J = K = 1, Q will change state after the rising edge. Referring to Figure above(c), because Q = 0, J = 1, and K = 0 before the first rising clock edge, Qchanges to 1 at t1. Because Q=1, J=0, and K=1 before the second rising clockedge, Ochanges to 0 at t2. Because Q=0, J=1, and K=1 before the third risingclock edge, Qchanges to 1 at t3. Explain edge triggered D Flip Flop with truth table and timing digram and why edge [10] CO4 L2 trigger is important. A D flip-flop (Figure below has two inputs, D (data) and Ck (clock). The small arrowhead on the flip-flop symbol identifies the clock input.


8

Unlike the D latch, the flip-flop output changes only in response to the clock, not to a change in D.

- If the output can change in response to a 0 to 1 transition on the clock input, we say that the flip-flop is triggered on the *rising edge* (or positive edge) of the clock.
- If the output can change in response to a 1 to 0 transition on the clock input, we say that the flipflop is triggered on the *falling edge* (or negative edge) of the clock.

An inversion bubble on the clock input indicates a *falling-edge trigger* (Figure below(b)), and no bubbleindicates a *rising-edge trigger* [Figure below (a)].

The term *active edge* refers to the clock edge (rising or falling) that triggers the flip-flop state change.



The state of a D flip-flop after the active clock edge (Q=) is equal to the input (D) before the active edge.

For example,

- 1. if D=1 before the clock pulse, Q=1 after the active edge, regardless of the previous value of Q. Therefore, the characteristic equation is  $Q^+=D$ .
- 2. If *D* changes at most once following each clock pulse, the output of the flip-flop is the same as the *D* input, except that the output changes are delayed until after the active edge of the clock pulse, as illustrated in Figure above

## why edge trigger is important.

To avoid race condition and unpredictable output.