

### **Scheme Of Evaluation**

#### Internal Assessment Test 3 – Nov. 2019

| Sub:  |            | Analog and Digital Electronics |        |               |    |      |   |         | 18CS33 |
|-------|------------|--------------------------------|--------|---------------|----|------|---|---------|--------|
| Date: | 19/11/2019 | Duration:                      | 90mins | Max<br>Marks: | 50 | Sem: | Ш | Branch: | ISE    |

**Note:** Answer Any Five Questions

| Question<br># | Description  | Marks Distribution |      |  |
|---------------|--|--------------------|------|--|
| a)            | A 74178 shift register is described by the given table. All state changes occur on the 1-0 transition of the clock. The shift register is connected as shown. Complete the timing diagram.  Sh Ld QA QB QC QD QC QD QC | 1X4 4M             | 10 M |  |


| b)   | Design a parallel-in parallel should shift left if $Sh = 1$ , lo its state if $Sh = Ld = 0$ . Draw flops and four 4-to-1 MUX equations for the flip-flops  | pad if $Sh = 0$ and $L$ with ecircuit using es. Give the next-                                   | . <i>d</i> = 1, and<br>g four D fli | l hold | 2+2+2 | 6M |      |
|------|--|--|-------------------------------------|--------|-------|----|------|
| 2 a) | An L-M flip-flop works as for If LM = 00, the next state of present state.  If LM = 01, the next state of present state.  If LM = 10, the next state of complement of the present state.  Complement of the present state o | of the flip-flop is 1<br>of the flip-flop is t<br>of the flip-flop is t<br>of the flip-flop is 0 | he same a<br>he<br>).               | s the  | 1X4M  | 4M | 10 M |
| 2 b) | Using 1 the in; 1 flip-flops which counts in t  ABC = 000, 100, 101, 111, 0  |  |                                     |        | 6M    |    |      |
| 3    | Design a 3-bit counter whi  001, 011, 010, 110, 111, 10  (a) Use J-K flip-flops  (b) Use S-R flip-flops  In each case, what will hap state 000?  | 01, 100, (repeat) (  | 5+5M                                | 10M    | 10M   |    |      |


| 4 | a) | Design a self-correcting mod-6 counter in which all unused states leads to state 000.  | 2.5X4M          | 10M | 10 M   |
|---|----|--|-----------------|-----|--------|
| 5 | a) | Distinguish between synchronous and asynchronous counters.   | 3 x 2M          | 6M  | 10 M   |
| 3 | b) | Obtain the state graph for a serial adder. Is this a Moore machine or a Mealy machine?   | 3M+1M           | 4M  | 10 101 |
| 6 |    | For the following sequential circuit, find the next-state equation or map for each flip-flop. Is this a Mealy or Moore machine? Using these next-state equations or maps, construct a state table and state graph for the circuit. | 2M+1M+3.5M+3.5M | 10M | 10M    |
| 7 | a) | Explain the working of a relaxation oscillator with necessary diagrams and waveforms.  | 2M+2M+2M        | 6M  | 10 M   |

|   | b) | Design an astable multivibrator using 555 timer for a frequency of 2kHz and a duty cycle of (i) 25% (ii) 75%. | 2M x 2    | 4M |      |
|---|----|---|-----------|----|------|
| 8 | a) | What are the 2 types of analog filters? Distinguish between the 2.  | 2M+(2MX2) | 6M | 10 M |
|   | b) | Explain the principle of operation of a photodiode with necessary diagrams.                                   | 2M+2M     | 4M |      |

## Solution

1 (a) A 74178 shift register is described by the given table. All state changes occur on the 1-0 transition of the clock. The shift register is connected as shown. Complete the timing diagram.






(b) Design a parallel-in parallel-out left shift register which should shift left if Sh = 1, load if Sh = 0 and Ld = 1, and hold its state if Sh = Ld = 0. Draw the circuit using four D flip-flops and four 4-to-1 MUXes. Give the next-state equations for the flip-flops.

#### Answer:

When ShLd = 00, the MUX for flip-flop i selects  $Q_i$  to hold its state

When ShLd = 01, the MUX for flip-flop i selects  $D_i$  to load.

When ShLd = 10 or 11, the MUX for flip-flop i selects  $Q_i$  to shift left.



$$\begin{array}{l} Q_{3}^{+} = Ld'Sh'Q_{3} + LdSh'D_{3} + ShQ_{2}; \; Q_{2}^{+} = Ld'Sh'Q_{2} + LdSh'D_{2} + ShQ_{1}; \; Q_{1}^{+} = Ld'Sh'Q_{1} + LdSh'D_{1} + ShQ_{0} \\ Q_{0}^{+} = Ld'Sh'Q_{0} + LdSh'D_{0} + ShSI \end{array}$$

2 (a) An L-M flip-flop works as follows:

If LM = 00, the next state of the flip-flop is 1.

If LM = 01, the next state of the flip-flop is the same as the present state.

If LM = 10, the next state of the flip-flop is the complement of the present state.

If LM = 11, the next state of the flip-flop is 0.


Complete the following table (use don't-cares when possible):

| Present State | Next State |   |   |
|---------------|------------|---|---|
| Q             | $Q^+$      | L | Μ |
| 0             | 0          |   |   |
| 0             | 1          |   |   |
| 1             | 0          |   |   |
| 1             | 1          |   |   |

| NS. | LM       |
|-----|----------|
| O   | 01 3 x 1 |
| 1   | 00 3 x 0 |
| 0   | -10 31 X |
| 1   | 00 10 X  |
|     | NS. 8+   |

Using this table and Karnaugh maps, derive and minimize the input equations for a counter composed of three L-M flip-flops which counts in the following sequence:  $ABC = 000, 100, 101, 111, 011, 001, 000, \dots$ 

|    | PS |      | N       | 2  |         | 1   | FF    | 1/05 | 100 |     |   |
|----|----|------|---------|----|---------|-----|-------|------|-----|-----|---|
| A: | B  | C    | A+      | 8* | c*      | 4   | MA    | 1-8  | Ma  | LON | £ |
| 0  | 0  | 0    | 1       | 0  | 0       | ×   | 0     | ×    | t   | ×   | 1 |
| 0  | 0  | 1    | 0       | 0  | 0       | ×   | E     | ×    | 1   | 1   | × |
| 0  | I  | 0    | X       | 36 | ×       | ×   | X     | ×    | x   | ×   | × |
| 0  |    | 1    | 0       | 0  | V       | ×   | 1     | 13   | ×   | 0   | × |
| £. | 0  | 0    | 1       | 0  | 10      | 0   | Х     | X    | 1   | ×   | 0 |
| Ţ  | 0  | (1)  | 1       | 1  | 1       | 0   | ×     | ×    | 0   | 10  | × |
| L  | (1 | 0    | ×       | ×  | ×       | ×   | ×     | ×    | ×   | X   | × |
| 1  | 1  | 10   | 0       | 1  | 1       | 1   | X     | 0    | X   | 10  | 8 |
|    | AN | BC X | 01<br>X | 10 | 10<br>X | 15  | BC 00 | 0)   |     |     |   |
|    | 1  | 0    | 0       | 1  | X       | - 1 | ×     | X    | X   | ×   |   |




- 3 Design a 3-bit counter which counts in the sequence: 001, 011, 010, 110, 111, 101, 100, (repeat) 001, . . .
  - (a) Use J-K flip-flops
  - (b) Use S-R flip-flops

In each case, what will happen if the counter is started in state 000?

#### Answer:


(a)

| CBA   | $C^{+}B^{+}A^{+}$ | c+  |   |    | B <sup>+</sup> |    |   | A <sup>+</sup> |   |   |
|-------|-------------------|-----|---|----|----------------|----|---|----------------|---|---|
| 000   | XXX               | BAC | 0 | 1  | B A C          | 0  | 1 | ВА             | 0 | 1 |
| 001   | 011               | 00  | Х | 0  | 00             | х  | 0 | 00             | х | 1 |
| 010   | 110               |     | _ | ١. |                | ٠. | _ |                | _ | _ |
| 0 1 1 | 010               | 01  | 0 | 1  | 01             | 1  | 0 | 01             | 1 | 0 |
| 100   | 001               | 11  | 0 | 1  | 11             | 1  | 0 | 11             | 0 | 1 |
| 101   | 100               | 10  | 1 | 1  | 10             | 1  | 1 | 10             | 0 | 1 |
| 110   | 111               |     |   |    | ı              |    |   |                |   |   |
| 111   | 101               |     |   |    |                |    |   |                |   |   |




In state 000,  $J_C = A' = 1, \ K_C = B'A' = 1, \ C^+ = C' = 1$   $J_B = C' = 1, \ K_B = CA = 0, \ B^+ = 1$   $J_A = C = 0, \ K_A = CB' + C'B = 0, \ A^+ = A = 0$  So the next state is  $C^+B^+A^+ = 110$ 

(b)




In state 000, 
$$S_C = BA' = 0, \, R_C = B'A' = 1, \, C^+ = 0$$
 
$$S_B = C' = 1, \, R_B = CA = 0, \, B^+ = 1$$
 
$$S_A = CA' = 0, \, R_A = C'B + C'BA = 0, \, A^+ = A = 0$$
 So the next state is  $C^+B^+A^+ = 010$ 

### 4 Design a self-correcting mod-6 counter in which all unused states leads to state 000.



| Present state |    |   | 9              | Noxt staté |    | File-flow months |     |     |  |
|---------------|----|---|----------------|------------|----|------------------|-----|-----|--|
| Α             | В  | c | A <sup>+</sup> | B*         | c* | DA               | 0g  | dig |  |
| 0             | 0  | 0 | . 0            | 0          | 1  | 0                | 6   | 12  |  |
| 0             | 0  | 1 | 0              | 1          | 0  | 0                |     | 9   |  |
| 0             | .1 | 0 | 0              | 1          | 1  | - 0              | 1   | 1   |  |
| 0             | 1  | 1 | 1              | 0          | 0  | 1                | . 6 | 8   |  |
| 1             | 0  | 0 | 1              | 0          | 1  | 1                | 6   | 1   |  |
| ,             | 0  | 1 | 0              | 0          | 0  | 0                | 0   | ū   |  |
| 1             | 1  | 0 | 0              | 0          | 0  | 0                | 0   | - 0 |  |
| 1             | 1  | 1 | 0              | 0          | 0  | D                | 0   | 0   |  |




5 (a) Distinguish between synchronous and asynchronous counters.


| synchemous   | Agynchronoup   |
|--|--|
| * In synchronous counter,<br>an flip-flook autogened<br>with same clock<br>simultaneously. | * In Asignchronoux, different<br>flipfloff are traggered<br>with theferent clock<br>not invultaneously |
| * It is faster than asynchronoup in operation  | * It is islower in terms   |
| * It dognot produce any decoding errors  | & shere counter froduces.  |
| * It is also called as   | to It is also called as  |
| designing as well  | * reynchronous counter designing as well as implementation is  |
| complex due to in creasing of no of  | * eg: Ripple up & ripple david counter   |

#### (b) Obtain the state graph for a serial adder. Is this a Moore machine or a Mealy machine?


Answer:



The serial adder is a Mealy machine with inputs  $x_i$  and  $y_i$  and output  $s_i$ . Using the truth table, we can construct a state graph for the serial adder. The two states represent a carry  $(c_i)$  of 0 and 1, respectively. From the table,  $c_i$  is the present state of the sequential circuit, and  $c_{i+1}$  is the next state. If we start in  $S_0$  (no carry), and  $x_i$   $y_i = 11$ , the output is  $s_i = 0$  and the next state is  $S_1$ . This is indicated by the arrow going from state  $S_0$  to  $S_1$ .




For the following sequential circuit, find the next-state equation or map for each flip-flop. Is this a Mealy or Moore machine? Using these next-state equations or maps, construct a state table and state graph for the circuit.



#### Answer:


$$A^{+} = AK_{A}' + A'J_{A} = A (B' + X) + A'(BX' + B'X)$$
  
 $B^{+} = B'J_{B} + BK_{B}' = AB'X + B (A' + X')$   
 $Z = AB$ 


| Present<br>State | Next<br>(A+ |    |   |
|------------------|-------------|----|---|
| AB               | X = 0       | Z  |   |
| 00               | 00          | 10 | 0 |
| 01               | 11          | 0  |   |
| 11               | 01          | 10 | 1 |
| 10               | 10          | 11 | 0 |



# 7 (a) Explain the working of a relaxation oscillator with necessary diagrams and waveforms. Answer:

Relaxation oscillator is an non-linear electronic oscillator circuit that generates a continuous or respective non sinusoidal output signal in the form of rectangular wave, triangular wave or a sawtooth wave. The time period of non sinusoidal output depends on the charging time of the capacitor connected in the oscillator circuit. The relaxation oscillator basically contains a feedback loop that has a switching device in the form of transistor, relays, operational amplifiers, comparators, or a tunnel diode that charges a capacitor respectively through a resistance till it reaches a threshold level then discharges it again. Figure 7-71 shows the basic circuit of an op-amp based relaxation oscillator circuit.





$$T=2R_fC\ln\left[\frac{2R_1+R_2}{R_2}\right]$$
 equation (7-79) given the total time required for one oscillation.

(b) Design an astable multivibrator using 555 timer for a frequency of 2kHz and a duty cycle of (i) 25% (ii) 75%.

Given: 
$$f = 2 \text{ kHz and D} = 0.25$$
a) W.K.T 
$$f = \frac{1.45}{(R_A + 2R_B)C} = 2 \times 10^3$$
We know that

and 
$$D = 0.25 = \frac{R_A + R_B}{R_A + 2R_B}$$
 (1)

Assuming  $C = 0.1 \, \mu\text{F}$ 

$$f = 2 \times 10^3 = \frac{1.45}{(R_A + 2R_B) \times 0.1 \times 10^{-6}}$$

$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^{-6} \times 2 \times 10^3}$$

$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^{-6} \times 2 \times 10^3}$$

$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^3} \Rightarrow R_A + R_B = \frac{1.45}{0.1 \times 10^5}$$
(2)

On substituting in (1)
$$0.25 = \frac{R_A + R_B}{0.1 \times 10^3} \Rightarrow R_A + R_B = \frac{1.45}{0.1 \times 10^5}$$

$$R_B = \frac{1.45 \times 10^3}{0.1 \times 10^5} \Rightarrow R_A + R_B = \frac{1.45}{0.1 \times 10^5}$$
b) for
$$f = 2 \times 10^3 = \frac{1.45}{(R_A + 2R_B)C}$$

$$2 \times 10^3 = \frac{1.45}{(R_A + 2R_B)}$$
Let us Assume  $C = 0.1 \, \mu\text{F}$ 

$$f = 2 \times 10^3 = \frac{1.45}{(R_A + 2R_B)}$$
Let us Assume  $C = 0.1 \, \mu\text{F}$ 


$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^6 \times 2 \times 10^3}$$

$$= \frac{1.45}{(R_A + 2R_B) \times 0.1 \times 10^{-6}}$$
Now  $D = 0.75 = \frac{R_A + R_B}{R_A + 2R_B}$ 
(5)

Substituting (4) in (5)

Solving (4) and (6) we get 
$$R_A + R_B = 5.437 \text{ k}\Omega$$
$$R_A + R_B = 5.437 \text{ k}\Omega$$
$$R_B = 1.82 \text{ k}\Omega$$
$$R_A = 3.61 \text{ k}\Omega$$

# 8 (a) What are the 2 types of analog filters? Distinguish between the 2. Answer:



| Now let us list down the differences between Active filters and Passive filters  TABLE 7-1: Comperison between active filter and passive filters. |  |  |
|---|--|--|
| -   | Tarabar filteran   | Docsive filters  |
| No  | Filters with components such as operational amplifiers, transistors or other active elements are known as      | and C are known as passive filters   |
|   | Active filters require an external power supply for operation. Capable of providing power gain.                | of providing power gain.   |
|   | Due to feedback loops used for<br>regulating the active components may<br>contribute to oscillation and noise. |  |
|   | Active filters have frequency limitations  | Passive filters have no frequency<br>limitation.   |
| 5   | due to active elements.  Active filter circuits are more compact and less heavy and operate with high speed    | Due to presence of inductors, Passive<br>filters are bulky/heavy in nature, they<br>consume more power and operate with<br>low speed |
| 6   | Can be fabricated in IC form and mass production making it cheaper.  | Andrew in 15 form  |

(b) Explain the principle of operation of photodiode with necessary diagrams.

#### Answer:

A photodiode is a light detector semiconductor device that converts light energy into electric current or voltage depending on the mode of operation.

#### Working Principle:




Figure (b) shows the symbol of photodiode.

The junction of photodiode is illuminated by a light source, that is, photons strike the junction surface. These photons impart their energy in the form of light to the junction. Due to this, the electrons present in the valence band get excited and move to the conduction band. This leaves positively charged holes in the valence band, thereby producing electron-hole pairs in the depletion layer. From these electron-hole pairs, electrons get attracted and move towards the positive potential on the cathode and the holes get attracted and move towards the negative potential on the anode. This constitutes a flow of current in a direction opposite to the direction of electron-flow. This current is termed as photocurrent. Thus photodiode converts light energy into electrical energy.