



Scheme Of Evaluation

Internal Assessment Test 3 – Nov. 2019

Sub:	Analog and Digital Electronics						Code:	18CS33	
Date:	19/11/2019	Duration:	90mins	Max Marks:	50	Sem:	III	Branch:	ISE

Note: Answer Any Five Questions

Question #	Description	Marks Distribution	Max Marks																									
1	<p>a)</p> <p>A 74178 shift register is described by the given table. All state changes occur on the 1-0 transition of the clock. The shift register is connected as shown. Complete the timing diagram.</p> <div style="text-align: center;">  <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="border-right: 1px solid black; padding: 2px;">Sh</th> <th style="border-right: 1px solid black; padding: 2px;">Ld</th> <th style="border-right: 1px solid black; padding: 2px;">Q_A^+</th> <th style="border-right: 1px solid black; padding: 2px;">Q_B^+</th> <th style="border-right: 1px solid black; padding: 2px;">Q_C^+</th> <th style="padding: 2px;">Q_D^+</th> </tr> </thead> <tbody> <tr> <td style="border-right: 1px solid black; padding: 2px;">0</td> <td style="border-right: 1px solid black; padding: 2px;">0</td> <td style="border-right: 1px solid black; padding: 2px;">Q_A</td> <td style="border-right: 1px solid black; padding: 2px;">Q_B</td> <td style="border-right: 1px solid black; padding: 2px;">Q_C</td> <td style="padding: 2px;">Q_D</td> </tr> <tr> <td style="border-right: 1px solid black; padding: 2px;">0</td> <td style="border-right: 1px solid black; padding: 2px;">1</td> <td style="border-right: 1px solid black; padding: 2px;">D_A</td> <td style="border-right: 1px solid black; padding: 2px;">D_B</td> <td style="border-right: 1px solid black; padding: 2px;">D_C</td> <td style="padding: 2px;">D_D</td> </tr> <tr> <td style="border-right: 1px solid black; padding: 2px;">1</td> <td style="border-right: 1px solid black; padding: 2px;">X</td> <td style="border-right: 1px solid black; padding: 2px;">SI</td> <td style="border-right: 1px solid black; padding: 2px;">Q_A</td> <td style="border-right: 1px solid black; padding: 2px;">Q_B</td> <td style="padding: 2px;">Q_C</td> </tr> </tbody> </table> </div> <div style="margin-top: 20px;">  </div>	Sh	Ld	Q_A^+	Q_B^+	Q_C^+	Q_D^+	0	0	Q_A	Q_B	Q_C	Q_D	0	1	D_A	D_B	D_C	D_D	1	X	SI	Q_A	Q_B	Q_C	1X4	4M	10 M
Sh	Ld	Q_A^+	Q_B^+	Q_C^+	Q_D^+																							
0	0	Q_A	Q_B	Q_C	Q_D																							
0	1	D_A	D_B	D_C	D_D																							
1	X	SI	Q_A	Q_B	Q_C																							


	b)	<p>Design a parallel-in parallel-out left shift register which should shift left if $Sh = 1$, load if $Sh = 0$ and $Ld = 1$, and hold its state if $Sh = Ld = 0$. Draw the circuit using four D flip-flops and four 4-to-1 MUXes. Give the next-state equations for the flip-flops.</p>	2 + 2+2	6M																																			
2 a)		<p>An L-M flip-flop works as follows:</p> <p>If $LM = 00$, the next state of the flip-flop is 1.</p> <p>If $LM = 01$, the next state of the flip-flop is the same as the present state.</p> <p>If $LM = 10$, the next state of the flip-flop is the complement of the present state.</p> <p>If $LM = 11$, the next state of the flip-flop is 0.</p> <p>Complete the following table (use don't-cares when possible):</p> <table border="1" data-bbox="440 1035 1044 1266"> <thead> <tr> <th colspan="2">Present State</th> <th colspan="2">Next State</th> <th rowspan="2">L</th> <th rowspan="2">M</th> </tr> <tr> <th>Q</th> <th></th> <th>Q^+</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>0</td> <td></td> <td>1</td> <td></td> <td></td> <td></td> </tr> <tr> <td>1</td> <td></td> <td>0</td> <td></td> <td></td> <td></td> </tr> <tr> <td>1</td> <td></td> <td>1</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>	Present State		Next State		L	M	Q		Q^+		0		0				0		1				1		0				1		1				1X4M	4M	10 M
Present State		Next State		L	M																																		
Q		Q^+																																					
0		0																																					
0		1																																					
1		0																																					
1		1																																					
2 b)		<p>Using the int flip-flops which counts in the following sequence:</p> <p>$ABC = 000, 100, 101, 111, 011, 001, 000, \dots$</p>		6M																																			
3		<p>Design a 3-bit counter which counts in the sequence:</p> <p>001, 011, 010, 110, 111, 101, 100, (repeat) 001, ...</p> <p>(a) Use J-K flip-flops</p> <p>(b) Use S-R flip-flops</p> <p>In each case, what will happen if the counter is started in state 000?</p>	5+5M	10M	10M																																		

4	a)	Design a self-correcting mod-6 counter in which all unused states leads to state 000.	2.5X4M	10M	10 M
5	a)	Distinguish between synchronous and asynchronous counters.	3 x 2M	6M	10 M
	b)	Obtain the state graph for a serial adder. Is this a Moore machine or a Mealy machine?	3M+1M	4M	
6		<p>For the following sequential circuit, find the next-state equation or map for each flip-flop. Is this a Mealy or Moore machine? Using these next-state equations or maps, construct a state table and state graph for the circuit.</p>	2M+1M+3.5M+3.5M	10M	10M
7	a)	Explain the working of a relaxation oscillator with necessary diagrams and waveforms.	2M+2M+2M	6M	10 M


	b)	Design an astable multivibrator using 555 timer for a frequency of 2kHz and a duty cycle of (i) 25% (ii) 75%.	2M x 2	4M	
8	a)	What are the 2 types of analog filters? Distinguish between the 2.	2M+(2MX2)	6M	10 M
	b)	Explain the principle of operation of a photodiode with necessary diagrams.	2M+2M	4M	

Solution

1 (a) A 74178 shift register is described by the given table. All state changes occur on the 1-0 transition of the clock. The shift register is connected as shown. Complete the timing diagram.



Answer:




- (b) Design a parallel-in parallel-out left shift register which should shift left if $Sh = 1$, load if $Sh = 0$ and $Ld = 1$, and hold its state if $Sh = Ld = 0$. Draw the circuit using four D flip-flops and four 4-to-1 MUXes. Give the next-state equations for the flip-flops.

Answer:

When $ShLd = 00$, the MUX for flip-flop i selects Q_i to hold its state

When $ShLd = 01$, the MUX for flip-flop i selects D_i to load.

When $ShLd = 10$ or 11 , the MUX for flip-flop i selects Q_i to shift left.



$$Q_3^+ = Ld'Sh'Q_3 + LdSh'D_3 + ShQ_2; \quad Q_2^+ = Ld'Sh'Q_2 + LdSh'D_2 + ShQ_1; \quad Q_1^+ = Ld'Sh'Q_1 + LdSh'D_1 + ShQ_0$$

$$Q_0^+ = Ld'Sh'Q_0 + LdSh'D_0 + ShSI$$

- 2 (a) An L-M flip-flop works as follows:
 If $LM = 00$, the next state of the flip-flop is 1.
 If $LM = 01$, the next state of the flip-flop is the same as the present state.
 If $LM = 10$, the next state of the flip-flop is the complement of the present state.
 If $LM = 11$, the next state of the flip-flop is 0.
 Complete the following table (use don't-cares when possible):

Present State Q	Next State Q^+		
		L	M
0	0		
0	1		
1	0		
1	1		

Answer:

PS Q	NS. Q^+	L M
0	0	$\begin{matrix} 01 \\ 11 \end{matrix} \} \times 1$
0	1	$\begin{matrix} 00 \\ 10 \end{matrix} \} \times 0$
1	0	$\begin{matrix} 10 \\ 11 \end{matrix} \} 1 \times$
1	1	$\begin{matrix} 00 \\ 01 \end{matrix} \} 0 \times$

- (b) Using this table and Karnaugh maps, derive and minimize the input equations for a counter composed of three L-M flip-flops which counts in the following sequence:
 $ABC = 000, 100, 101, 111, 011, 001, 000, \dots$

Answer:

Given $ABC = 000 \rightarrow 100 \rightarrow 101 \rightarrow 111 \rightarrow 011 \rightarrow 001 \rightarrow 000$

PS			NS			FF i/p/s					
A	B	C	A ⁺	B ⁺	C ⁺	L _A M _A		L _B M _B		L _C M _C	
0	0	0	1	0	0	x	0	x	1	x	1
0	0	1	0	0	0	x	1	x	1	1	x
0	1	0	x	x	x	x	x	x	x	x	x
0	1	1	0	0	1	x	1	1	x	0	x
1	0	0	1	0	1	0	x	x	1	x	0
1	0	1	1	1	1	0	x	x	0	0	x
1	1	0	x	x	x	x	x	x	x	x	x
1	1	1	0	1	1	1	x	0	x	0	x

BC

A	00	01	11	10
0	x	x	x	x
1	0	0	1	x

$L_A = B$

BC

A	00	01	11	10
0	0	1	1	x
1	x	x	x	x

$M_A = C$

BC

A	00	01	11	10
0	x	x	1	x
1	x	x	0	x

$L_B = \bar{A}$

BC

A	00	01	11	10
0	1	1	x	x
1	1	0	x	x

$M_B = \bar{A} + \bar{C}$

BC

A	00	01	11	10
0	x	1	0	x
1	x	0	0	x

$L_C = \bar{A}\bar{B}$

BC

A	00	01	11	10
0	1	x	x	x
1	0	x	x	x

$M_C = \bar{A}$

- 3 Design a 3-bit counter which counts in the sequence:
 001, 011, 010, 110, 111, 101, 100, (repeat) 001, ...
- (a) Use J-K flip-flops
 (b) Use S-R flip-flops
- In each case, what will happen if the counter is started in state 000?

Answer:

(a)

CBA	$C^*B^*A^*$
000	XXX
001	011
010	110
011	010
100	001
101	100
110	111
111	101

C^+

$B A$	C	0	1
00	X	0	0
01	0	1	1
11	0	1	1
10	1	1	1

B^+

$B A$	C	0	1
00	X	0	0
01	1	0	0
11	1	0	0
10	1	1	1

A^+

$B A$	C	0	1
00	X	1	1
01	1	0	0
11	0	1	1
10	0	1	1

J_C

$B A$	C	0	1
00	X	X	X
01	0	X	X
11	0	X	X
10	1	X	X

$$J_C = A'$$

K_C

$B A$	C	0	1
00	X	1	1
01	X	0	0
11	X	0	0
10	X	0	0

$$K_C = B'A'$$

J_B

$B A$	C	0	1
00	1	0	0
01	1	0	0
11	X	X	X
10	X	X	X

$$J_B = C'$$

K_B

$B A$	C	0	1
00	X	X	X
01	X	X	X
11	0	1	1
10	0	0	0

$$K_B = CA$$

J_A

$B A$	C	0	1
00	X	1	1
01	X	X	X
11	X	X	X
10	0	1	1

$$J_A = C$$

K_A

$B A$	C	0	1
00	X	1	1
01	0	1	1
11	1	0	0
10	X	X	X

$$K_A = C'B + CB'$$

In state 000,

$$J_C = A' = 1, K_C = B'A' = 1, C^+ = C' = 1$$

$$J_B = C' = 1, K_B = CA = 0, B^+ = 1$$

$$J_A = C = 0, K_A = C'B + CB' = 0, A^+ = A = 0$$

So the next state is $C^*B^*A^* = 110$

(b)

S_C

$B A$	C	0	1
00	X	0	0
01	0	X	X
11	0	X	X
10	1	X	X

$$S_C = BA'$$

R_C

$B A$	C	0	1
00	X	1	1
01	X	0	0
11	X	0	0
10	0	0	0

$$R_C = B'A'$$

S_B

$B A$	C	0	1
00	1	0	0
01	1	0	0
11	X	X	X
10	X	X	X

$$S_B = C'$$

R_B

$B A$	C	0	1
00	X	X	X
01	0	X	X
11	0	1	1
10	0	0	0

$$R_B = CA$$

S_A

$B A$	C	0	1
00	X	1	1
01	X	0	0
11	0	X	X
10	0	1	1

$$S_A = CA'$$

R_A

$B A$	C	0	1
00	X	1	1
01	0	1	1
11	1	0	0
10	X	X	X

$$R_A = CB + CBA'$$

In state 000,

$$S_C = BA' = 0, R_C = B'A' = 1, C^+ = 0$$


$$S_B = C' = 1, R_B = CA = 0, B^+ = 1$$

$$S_A = CA' = 0, R_A = C'B + C'BA = 0, A^+ = A = 0$$

So the next state is $C^+B^+A^+ = 010$



4 Design a self-correcting mod-6 counter in which all unused states leads to state 000.

Answer:



Present state			Next state			Flip-flop inputs		
A	B	C	A ⁺	B ⁺	C ⁺	D _A	D _B	D _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0

K-map simplification for flip-flop inputs :




5 (a) Distinguish between synchronous and asynchronous counters.

Answer:

Synchronous	Asynchronous
<ul style="list-style-type: none"> * In synchronous counter, all flip-flops are triggered with same clock simultaneously. * It is faster than asynchronous in operation. * It does not produce any decoding error. * It is also called as serial counter. * Synchronous counter designing as well as implementation are complex due to increasing of no. of states. 	<ul style="list-style-type: none"> * In asynchronous, different flip-flops are triggered with different clock not simultaneously. * It is slower in terms of operation. * These counter produces decoding error. * It is also called as parallel counter. * Asynchronous counter designing as well as implementation is very easy.
* Eg:- Ring counter	* eg:- Ripple up & ripple down counter

(b) Obtain the state graph for a serial adder. Is this a Moore machine or a Mealy machine?

Answer:




(a) With D flip-flop


x_i	y_i	c_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(b) Truth table

The serial adder is a Mealy machine with inputs x_i and y_i and output s_i . Using the truth table, we can construct a state graph for the serial adder. The two states represent a carry (c_i) of 0 and 1, respectively. From the table, c_i is the present state of the sequential circuit, and c_{i+1} is the next state. If we start in S_0 (no carry), and $x_i y_i = 11$, the output is $s_i = 0$ and the next state is S_1 . This is indicated by the arrow going from state S_0 to S_1 .



- 6 For the following sequential circuit, find the next-state equation or map for each flip-flop. Is this a Mealy or Moore machine? Using these next-state equations or maps, construct a state table and state graph for the circuit.




Answer:

$$A^+ = AK'_A + A'J_A = A(B' + X) + A'(BX' + B'X)$$

$$B^+ = B'J_B + BK'_B = AB'X + B(A' + X')$$

$$Z = AB$$

Present State <i>AB</i>	Next State (<i>A⁺B⁺</i>)		<i>Z</i>
	<i>X</i> = 0	<i>X</i> = 1	
00	00	10	0
01	11	01	0
11	01	10	1
10	10	11	0



- 7 (a) Explain the working of a relaxation oscillator with necessary diagrams and waveforms.
Answer:

Relaxation oscillator is a non-linear electronic oscillator circuit that generates a continuous or respective non sinusoidal output signal in the form of rectangular wave, triangular wave or a sawtooth wave. The time period of non sinusoidal output depends on the charging time of the capacitor connected in the oscillator circuit. The relaxation oscillator basically contains a feedback loop that has a switching device in the form of transistor, relays, operational amplifiers, comparators, or a tunnel diode that charges a capacitor respectively through a resistance till it reaches a threshold level then discharges it again. Figure 7-71 shows the basic circuit of an op-amp based relaxation oscillator circuit.




FIGURE 7-71: Relaxation oscillator




FIGURE 7-72: Waveforms of Relaxation oscillator

The circuit looks like a comparator and feedback resistor R_1 and R_2 form an inverting schmitt trigger. When the output voltage V_0 is at $+V_{sat}$ the feedback voltage which is known as upper threshold voltage V_{UT} and is given by,

$$V_{UT} = \frac{R_1(+V_{sat})}{R_1 + R_2} \quad (7-63)$$

Similarly when the output voltage is at $-V_{sat}$ the feedback voltage is known as lower threshold voltage V_{LT} and is given by,

$$V_{LT} = \frac{R_1(-V_{sat})}{R_1 + R_2} \quad (7-64)$$

$$T = 2R_f C \ln \left[\frac{2R_1 + R_2}{R_2} \right]$$

equation (7-79) given the total time required for one oscillation.

- (b) Design an astable multivibrator using 555 timer for a frequency of 2kHz and a duty cycle of (i) 25% (ii) 75%.

Answer:

Given: $f = 2 \text{ kHz}$ and $D = 0.25$

a) W.K.T $f = \frac{1.45}{(R_A + 2R_B)C} = 2 \times 10^3$

↓
We know that

$$\text{and } D = 0.25 = \frac{R_A + R_B}{R_A + 2R_B} \quad (1)$$

Assuming $C = 0.1 \mu\text{F}$

$$f = 2 \times 10^3 = \frac{1.45}{(R_A + 2R_B) \times 0.1 \times 10^{-6}}$$

$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^{-6} \times 2 \times 10^3}$$

$$\boxed{R_A + 2R_B = 7.25 \text{ k}\Omega} \quad (2)$$

On substituting in (1)

$$0.25 = \frac{R_A + R_B}{7.25 \times 10^3} \Rightarrow \boxed{R_A + R_B = 1.8125 \text{ k}} \quad (3)$$

Solving (2) and (3)

$$R_B = 4.4375 \text{ k}\Omega \quad 5.4375 \text{ k}\Omega$$

$$\text{and } R_A = 7.25 \text{ k}\Omega \quad 3.625 \text{ k}\Omega$$

b) for $f = 2 \text{ kHz}$ and $D = 75\%$

$$f = \frac{1.45}{(R_A + 2R_B)C}$$

$$D = 0.75 = \frac{R_A + R_B}{R_A + 2R_B}$$

Let us Assume $C = 0.1 \mu\text{F}$

$$f = 2 \times 10^3 = \frac{1.45}{(R_A + 2R_B)C}$$

$$2 \times 10^3 = \frac{1.45}{(R_A + 2R_B) \times 0.1 \times 10^{-6}}$$

$$R_A + 2R_B = \frac{1.45}{0.1 \times 10^{-6} \times 2 \times 10^3} = 7.25 \text{ k}\Omega \quad (4)$$

$$\text{Now } D = 0.75 = \frac{R_A + R_B}{R_A + 2R_B} \quad (5)$$

Substituting (4) in (5)

$$0.75 = \frac{R_A + R_B}{7.25 \times 10^3}$$


$$\boxed{R_A + R_B = 5.437 \text{ k}\Omega}$$

Solving (4) and (6) we get

$$R_B = 1.82 \text{ k}\Omega$$

$$R_A = 3.61 \text{ k}\Omega$$

8 (a) What are the 2 types of analog filters? Distinguish between the 2.
 Answer:



Active filters:
 Active filters use op-amp as the active element, resistors and capacitors as passive elements. By enclosing a capacitor in the feedback loop, inductor less active filters can be obtained.

Now let us list down the differences between Active filters and Passive filters

TABLE 7-1: Comparison between active filter and passive filters

S.No	Active filters	Passive filters
1	Filters with components such as operational amplifiers, transistors or other active elements are known as active filters.	Filters with only components like R, L and C are known as passive filters
2	Active filters require an external power supply for operation. Capable of providing power gain.	Passive filters do not need an external power source for operation. Incapable of providing power gain.
3	Due to feedback loops used for regulating the active components may contribute to oscillation and noise.	Passive filters have a better stability and can withstand large currents.
4	Active filters have frequency limitations due to active elements.	Passive filters have no frequency limitation.
5	Active filter circuits are more compact and less heavy and operate with high speed	Due to presence of inductors, Passive filters are bulky/heavy in nature, they consume more power and operate with low speed
6	Can be fabricated in IC form and mass production making it cheaper.	Difficult to fabricate in IC form and usually designed using discrete components.

(b) Explain the principle of operation of photodiode with necessary diagrams.

Answer:

A photodiode is a light detector semiconductor device that converts light energy into electric current or voltage depending on the mode of operation.

Working Principle:




Figure (b) shows the symbol of photodiode.

The junction of photodiode is illuminated by a light source, that is, photons strike the junction surface. These photons impart their energy in the form of light to the junction. Due to this, the electrons present in the valence band get excited and move to the conduction band. This leaves positively charged holes in the valence band, thereby producing electron-hole pairs in the depletion layer. From these electron-hole pairs, electrons get attracted and move towards the positive potential on the cathode and the holes get attracted and move towards the negative potential on the anode. This constitutes a flow of current in a direction opposite to the direction of electron-flow. This current is termed as photocurrent. Thus photodiode converts light energy into electrical energy.