

*Modified*

# CBCS SCHEME

USN

--	--	--	--	--	--	--

17EE35

## Third Semester B.E. Degree Examination, Dec.2018/Jan.2019 Digital System Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

### Module-1

- 1 a. Define canonical minterm form and canonical maxterm form. (05 Marks)  
 b. Compare between prime implicant and essential prime implicant. Identify all the prime implicants and essential prime implicants of the following functions using k-map :  
 $f(a, b, c, d) = \pi_M(0, 2, 3, 8, 9, 10, 12, 14)$ . (07 Marks)  
 c. Simplify the following boolean function using k-map, and implement by logic gates.  
 $f(A, B, C, D, E) = \sum_m(3, 7, 10, 11, 12, 13, 14, 15, 17, 19, 21, 23, 25, 27, 28, 29, 31) + \sum_d(2, 6, 26, 30)$  (08 Marks)

**OR**

- 2 a. Convert the given boolean function into minterm canonical form.  
 $f(a, b, c) = (\bar{a} + b)(b + \bar{c})$ . (05 Marks)  
 b. Simplify the following boolean function using k-map  
 $f(P, Q, R, S) = \sum_m(0, 2, 4, 5, 6, 8, 10, 15) + \sum_d(7, 13, 14)$ . (07 Marks)  
 c. Using Quine – McCluskey method, obtain a minimal SOP expression for  
 $f(a, b, c, d) = \sum_m(2, 3, 4, 5, 13, 15) + \sum_d(8, 9, 10, 11)$ . (08 Marks)

### Module-2

- 3 a. Design two bit magnitude comparator and draw the logic diagram. (10 Marks)  
 b. Write a short note on encoders. (05 Marks)  
 c. Design full adder using two numbers of 4:1 MUX. (05 Marks)

**OR**

- 4 a. Explain look ahead carry adder. (10 Marks)  
 b. Implement following multiple output function using IC74138 and external gates. (05 Marks)  
 $F_1(A, B, C) = \sum_m(1, 4, 5, 7)$  and  $F_2(A, B, C) = \pi_m(2, 3, 6, 7)$ .  
 c. Design 16:1 multiplexer using 8:1 MUX. (05 Marks)

### Module-3

- 5 a. Explain the working of master slave JK flip-flops with functional table and timing diagram. Show how race around condition is overcome. (08 Marks)  
 b. Obtain characteristic equation of SR flip-flop. (05 Marks)  
 c. Explain working of 3-bit binary ripple counter with the suitable logic and timing diagram. (07 Marks)

**OR**

- 6 a. Convert JK flip-flop to D flip flop. (05 Marks)  
 b. Explain the 4 modes of operation of shift register with suitable logic diagram and truth table. (08 Marks)  
 c. Design MOD – 6 synchronous counter using D flip-flop. (07 Marks)

**Module-4**

- 7 a. Analyze the following sequential circuit given in Fig Q7(a) and obtain excitation, transition and state table. Also write the state diagram.




Fig Q7(a)

(12 Marks)

- b. Design a synchronous counter with the sequence 0, 1, 3, 7, 6, 4, 0 . . . . . . using JK flip-flop. (08 Marks)

**OR**

- 8 a. Design a clocked sequential circuit that operates according to the state diagram shown in Fig Q8 (a) implement the circuit using D flip flop.




Fig Q8(a)

(12 Marks)

- b. With the help of block diagram explain Mealy and Moore model in a sequential circuit analysis. Give the example circuits. (08 Marks)

**Module-5**

- 9 a. Write the comparison between VHDL and verilog. (08 Marks)  
 b. Explain the various data types available in VHDL. (06 Marks)  
 c. Write HDL code of a  $2 \times 1$  multiplexer – VHDL. (06 Marks)

**OR**

- 10 a. Write a data flow description for a full adder with active high enable in both VHDL and verilog. (08 Marks)  
 b. Explain shift and rotate operators in HDL with an example. (08 Marks)  
 c. Explain the structure of verilog module. (04 Marks)



S2THL1118

Scheme & Solution


Signature of Scrutinizer

Subject Title: Digital System Design



Subject Code: 17SE35

Question Number	Solution	Marks Allocated
1 (a)	definition with example expression for canonical minterm form canonical maxterm form	- 5M -
(b)	Comparison between prime implicant and essential prime implicant $f = \prod_M (0, 2, 3, 8, 9, 10, 12, 14)$	- 2M -
	<p>Prime implicants &amp; essential prime implicants:  <math>(a+b+c)(\bar{a}+b+c)</math>  <math>(\bar{a}+d)(b+d)</math></p>	- 5M -
(c)	<p><math>f = \bar{A}D + BC + AE</math></p> <p>logic diagram -</p>	- 4M -
		- 2M -
	<p>"APPROVED"</p> <p><i>Ramgi</i> Registrar (Evaluation) Visvesvaraya Technological University BELAGAVI - 590018</p>	2M

Question Number	Solution	Marks Allocated																																																																																														
(2) a.	$  \begin{aligned}  f(a,b,c) &= (\bar{a}+b)(b+\bar{c}) \\  &= abc + ab\bar{c} + \bar{a}bc + \bar{a}b\bar{c} + \bar{a}\bar{b}\bar{c} \\  &= \Sigma m(0, 2, 3, 6, 7)  \end{aligned}  $	-5M-																																																																																														
(b)	<p>RS</p> <table border="1"> <tr> <td>PQ</td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>00</td> <td>1</td> <td></td> <td></td> <td>1</td> </tr> <tr> <td>01</td> <td>1</td> <td>1</td> <td>x</td> <td>1</td> </tr> <tr> <td>11</td> <td></td> <td>x</td> <td>1</td> <td>x</td> </tr> <tr> <td>10</td> <td>1</td> <td></td> <td></td> <td>1</td> </tr> </table> <p>answers:</p> <ol style="list-style-type: none"> <li>(1) <math>\bar{P}B + QS + \bar{Q}\bar{S}</math> OR</li> <li>(2) <math>\bar{P}Q + QR + \bar{Q}\bar{S}</math> OR</li> <li>(3) <math>\bar{P}\bar{S} + QST + \bar{Q}\bar{S}</math></li> </ol>	PQ	00	01	11	10	00	1			1	01	1	1	x	1	11		x	1	x	10	1			1	-5+2M-																																																																					
PQ	00	01	11	10																																																																																												
00	1			1																																																																																												
01	1	1	x	1																																																																																												
11		x	1	x																																																																																												
10	1			1																																																																																												
(c)	<p>Quine-McCluskey method.</p> <table border="1"> <tr> <td>①</td> <td>minterm</td> <td>binary</td> <td>②</td> <td>minterm</td> <td>binary</td> </tr> <tr> <td></td> <td><math>m_2</math></td> <td>0010</td> <td></td> <td><math>(2,3)^\vee</math></td> <td>001-</td> </tr> <tr> <td></td> <td><math>m_4</math></td> <td>0100</td> <td></td> <td><math>(2,10)^\vee</math></td> <td>-010</td> </tr> <tr> <td></td> <td><math>m_8</math></td> <td>1000</td> <td></td> <td><math>(4,5)</math></td> <td>010-</td> </tr> <tr> <td></td> <td><math>m_3</math></td> <td>0011</td> <td></td> <td><math>(8,10)^\vee</math></td> <td>10-0</td> </tr> <tr> <td></td> <td><math>m_5</math></td> <td>0101</td> <td></td> <td><math>(8,9)^\vee</math></td> <td>100-</td> </tr> <tr> <td></td> <td><math>m_9</math></td> <td>1001</td> <td></td> <td><math>(3,11)^\vee</math></td> <td>-011</td> </tr> <tr> <td></td> <td><math>m_{10}</math></td> <td>1010</td> <td></td> <td><math>(5,13)</math></td> <td>-101</td> </tr> <tr> <td></td> <td><math>m_{11}</math></td> <td>1011</td> <td></td> <td><math>(9,13)^\vee</math></td> <td>1-01</td> </tr> <tr> <td></td> <td><math>m_{13}</math></td> <td>1101</td> <td></td> <td><math>(9,11)^\vee</math></td> <td>10-1</td> </tr> <tr> <td></td> <td><math>m_{15}</math></td> <td>1111</td> <td></td> <td><math>(10,11)^\vee</math></td> <td>101-</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td><math>(13,15)^\vee</math></td> <td>11-1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td><math>(11,15)^\vee</math></td> <td>1-11</td> </tr> </table> <p>minterm binary</p> <table border="1"> <tr> <td><math>(2,3,10,11)</math></td> <td>-01-</td> </tr> <tr> <td><math>(8,9,10,11)</math></td> <td>10--</td> </tr> <tr> <td><math>(9,11,13,15)</math></td> <td>1--1</td> </tr> </table> <p>Prime implicants</p> <table border="1"> <tr> <td><math>\bar{a}b\bar{c}</math></td> <td><math>(4,5)</math></td> </tr> <tr> <td><math>b\bar{c}d</math></td> <td><math>(5,13)</math></td> </tr> <tr> <td><math>\bar{b}c</math></td> <td><math>(2,3,10,11)</math></td> </tr> <tr> <td><math>a\bar{b}</math></td> <td><math>(8,9,10,11)</math></td> </tr> <tr> <td><math>ad</math></td> <td><math>(9,11,13,15)</math></td> </tr> </table>	①	minterm	binary	②	minterm	binary		$m_2$	0010		$(2,3)^\vee$	001-		$m_4$	0100		$(2,10)^\vee$	-010		$m_8$	1000		$(4,5)$	010-		$m_3$	0011		$(8,10)^\vee$	10-0		$m_5$	0101		$(8,9)^\vee$	100-		$m_9$	1001		$(3,11)^\vee$	-011		$m_{10}$	1010		$(5,13)$	-101		$m_{11}$	1011		$(9,13)^\vee$	1-01		$m_{13}$	1101		$(9,11)^\vee$	10-1		$m_{15}$	1111		$(10,11)^\vee$	101-					$(13,15)^\vee$	11-1					$(11,15)^\vee$	1-11	$(2,3,10,11)$	-01-	$(8,9,10,11)$	10--	$(9,11,13,15)$	1--1	$\bar{a}b\bar{c}$	$(4,5)$	$b\bar{c}d$	$(5,13)$	$\bar{b}c$	$(2,3,10,11)$	$a\bar{b}$	$(8,9,10,11)$	$ad$	$(9,11,13,15)$	-5M-
①	minterm	binary	②	minterm	binary																																																																																											
	$m_2$	0010		$(2,3)^\vee$	001-																																																																																											
	$m_4$	0100		$(2,10)^\vee$	-010																																																																																											
	$m_8$	1000		$(4,5)$	010-																																																																																											
	$m_3$	0011		$(8,10)^\vee$	10-0																																																																																											
	$m_5$	0101		$(8,9)^\vee$	100-																																																																																											
	$m_9$	1001		$(3,11)^\vee$	-011																																																																																											
	$m_{10}$	1010		$(5,13)$	-101																																																																																											
	$m_{11}$	1011		$(9,13)^\vee$	1-01																																																																																											
	$m_{13}$	1101		$(9,11)^\vee$	10-1																																																																																											
	$m_{15}$	1111		$(10,11)^\vee$	101-																																																																																											
				$(13,15)^\vee$	11-1																																																																																											
				$(11,15)^\vee$	1-11																																																																																											
$(2,3,10,11)$	-01-																																																																																															
$(8,9,10,11)$	10--																																																																																															
$(9,11,13,15)$	1--1																																																																																															
$\bar{a}b\bar{c}$	$(4,5)$																																																																																															
$b\bar{c}d$	$(5,13)$																																																																																															
$\bar{b}c$	$(2,3,10,11)$																																																																																															
$a\bar{b}$	$(8,9,10,11)$																																																																																															
$ad$	$(9,11,13,15)$																																																																																															

Question Number	Solution	Marks Allocated																																								
	Prime implicant table $y = \bar{b}c + \bar{a}b\bar{c} + \bar{a}d$	-2M - -1M -																																								
3 (a)	Module 2 2-bit comparator truth table K-map simplification $(A > B) = A_0 \bar{B}_1, \bar{B}_0 + A_1 \bar{B}_1, \bar{B}_0 + A_1 B_1, A_0 \bar{B}_0$ $(A = B) = (A_0 \odot B_0) \wedge (A_1 \odot B_1)$ $(A < B) = \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1, B_0 + \bar{A}_1 B_1,$ logic diagram - <span style="border: 1px solid black; border-radius: 50%; padding: 2px;">2M</span>	-2M - -6M - each - 2M.																																								
(b)	Definition for encoder - Block diagram - Explanation -	-1M - -2M - -2M -																																								
(c)	Full adder $\text{sum} = \sum m(1, 2, 4, 7), \text{carry} = \sum m(3, 5, 6, 7)$ <table border="1" style="margin-bottom: 10px;"> <tr> <th colspan="4"><u>Sum</u></th> </tr> <tr> <th>D<sub>0</sub></th> <th>D<sub>1</sub></th> <th>D<sub>2</sub></th> <th>D<sub>3</sub></th> </tr> <tr> <td>0</td> <td>1</td> <td>2</td> <td>3</td> </tr> <tr> <td>4</td> <td>5</td> <td>6</td> <td>7</td> </tr> <tr> <td>A</td> <td><math>\bar{A}</math></td> <td><math>\bar{A}</math></td> <td>A</td> </tr> </table> <table border="1" style="margin-bottom: 10px;"> <tr> <th colspan="4"><u>Carry</u></th> </tr> <tr> <th>D<sub>0</sub></th> <th>D<sub>1</sub></th> <th>D<sub>2</sub></th> <th>D<sub>3</sub></th> </tr> <tr> <td>0</td> <td>1</td> <td>2</td> <td>3</td> </tr> <tr> <td>4</td> <td>5</td> <td>6</td> <td>7</td> </tr> <tr> <td>A</td> <td><math>\bar{A}</math></td> <td><math>\bar{A}</math></td> <td>A</td> </tr> </table> 	<u>Sum</u>				D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	0	1	2	3	4	5	6	7	A	$\bar{A}$	$\bar{A}$	A	<u>Carry</u>				D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	0	1	2	3	4	5	6	7	A	$\bar{A}$	$\bar{A}$	A	-1M - -2M -
<u>Sum</u>																																										
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>																																							
0	1	2	3																																							
4	5	6	7																																							
A	$\bar{A}$	$\bar{A}$	A																																							
<u>Carry</u>																																										
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>																																							
0	1	2	3																																							
4	5	6	7																																							
A	$\bar{A}$	$\bar{A}$	A																																							

Question Number	Solution	Marks Allocated																		
4 (a)	<p>Explanation with the logic circuit</p> $P_i = A_i + B_i$ $G_i = A_i \cdot B_i$ <p>logic expressions</p> $C_1 = G_{i0} + P_{i0} \cdot C_0$ $C_2 = G_{i1} + P_{i1} \cdot C_1$ $C_3 = G_{i2} + P_{i2} \cdot C_2$ $C_4 = G_{i3} + P_{i3} \cdot C_3 + P_{i3} \cdot P_{i2} \cdot G_{i1} + P_{i3} \cdot P_{i2} \cdot P_{i1} \cdot C_0$ <p>logic diagram of look ahead carry generator</p>	-3M-																		
(b)		-5M-																		
(c)	<p>logic diagram 16:1 MUX using 8:1 MUX</p>	-5M-																		
5 (a)	<p>logic diagram of Master slave JK flip flop.</p> <p>functional table / truth table</p> <p>Timing diagram</p> <p>Explanation with race around condition</p>	-2M- -2M- -2M- -2M-																		
(b)	<p>SR flip flop truth table</p> <p>K-map</p> <table border="1"> <tr> <td></td> <td>Q<sub>n+1</sub></td> <td>00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>0</td> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td></td> <td>1</td> <td>U</td> <td>X</td> <td>X</td> </tr> </table> $Q_{n+1} = S + \bar{R} Q_n$ <p>block diagram</p>		Q <sub>n+1</sub>	00	01	11	10	0		0	1	0	0	1		1	U	X	X	-2M- -1M-
	Q <sub>n+1</sub>	00	01	11	10															
0		0	1	0	0															
1		1	U	X	X															

Question Number	Solution	Marks Allocated																																																						
6.(c)	logic diagram 3-bit ripple counter truth table Explanation Timing diagram	- 2M - - 1M - - 2M - - 2M -																																																						
6(a)	Conversion table J K Flip flop to D flip flop.																																																							
	<table border="1"> <tr> <th>D</th> <th>Q<sub>n</sub></th> <th>Q<sub>n+1</sub></th> <th>J</th> <th>K</th> <th></th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>x</td> <td>J = D, K = <math>\bar{D}</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>x</td> <td>1</td> <td></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>x</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>x</td> <td>0</td> <td></td> </tr> </table> 	D	Q <sub>n</sub>	Q <sub>n+1</sub>	J	K		0	0	0	0	x	J = D, K = $\bar{D}$	0	1	0	x	1		1	0	1	1	x		1	1	1	x	0		2+2+1																								
D	Q <sub>n</sub>	Q <sub>n+1</sub>	J	K																																																				
0	0	0	0	x	J = D, K = $\bar{D}$																																																			
0	1	0	x	1																																																				
1	0	1	1	x																																																				
1	1	1	x	0																																																				
(b)	4 modes of operation (1) SISO (2) SIPO (3) PISO (4) PIPO explain with the logic diagram	2 Marks each. <span style="border: 1px solid black; border-radius: 50%; padding: 2px;">2x4 M</span>																																																						
(c)	$2^n \geq N$ , N = 6, n = 3 flip flops required. <table border="1"> <tr> <th>Q<sub>A</sub></th> <th>Q<sub>B</sub></th> <th>Q<sub>C</sub></th> <th>Q<sub>A+1</sub></th> <th>Q<sub>B+1</sub></th> <th>Q<sub>C+1</sub></th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table> $D_A = Q_A \bar{Q}_C + Q_B Q_C$ , $D_B = \bar{Q}_A \bar{Q}_B Q_C + Q_B \bar{Q}_C$ , $D_C = \bar{Q}_C$ simplification using K-map. 	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>A+1</sub>	Q <sub>B+1</sub>	Q <sub>C+1</sub>	0	0	0	0	0	1	0	0	1	0	1	0	0	1	0	0	1	1	0	1	1	1	0	0	1	0	0	1	0	1	1	0	1	0	0	0	1	1	0	x	x	x	1	1	1	x	x	x	→ 2M - - 3M - - 2M -
Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>A+1</sub>	Q <sub>B+1</sub>	Q <sub>C+1</sub>																																																			
0	0	0	0	0	1																																																			
0	0	1	0	1	0																																																			
0	1	0	0	1	1																																																			
0	1	1	1	0	0																																																			
1	0	0	1	0	1																																																			
1	0	1	0	0	0																																																			
1	1	0	x	x	x																																																			
1	1	1	x	x	x																																																			

Q.No.	Module - A	Marks																										
7 (a)	$F = A \oplus B$ $J_A = B, K_A = \bar{X}B$ $J_B = \bar{X}, K_B = X \oplus A$ $Q_A^+ = B\bar{A} + (X + \bar{B})A$ $Q_B^+ = \bar{X}\bar{B} + \overline{X \oplus A} \cdot B$	-2M- -3M-																										
	transition table																											
	<table border="1"> <thead> <tr> <th rowspan="2">Present state <math>AB</math></th> <th colspan="2">Next state</th> <th rowspan="2">output <math>F</math></th> </tr> <tr> <th><math>X=0</math></th> <th><math>\bar{X}=1</math></th> </tr> </thead> <tbody> <tr> <td><math>A^+B^+</math></td> <td><math>A^+B^+</math></td> <td></td> <td></td> </tr> <tr> <td>a</td> <td>b</td> <td>a</td> <td>0</td> </tr> <tr> <td>b</td> <td>d</td> <td>c</td> <td>1</td> </tr> <tr> <td>c</td> <td>d</td> <td>c</td> <td>1</td> </tr> <tr> <td>d</td> <td>a</td> <td>d</td> <td>0</td> </tr> </tbody> </table>	Present state $AB$	Next state		output $F$	$X=0$	$\bar{X}=1$	$A^+B^+$	$A^+B^+$			a	b	a	0	b	d	c	1	c	d	c	1	d	a	d	0	-5M-
Present state $AB$	Next state		output $F$																									
	$X=0$	$\bar{X}=1$																										
$A^+B^+$	$A^+B^+$																											
a	b	a	0																									
b	d	c	1																									
c	d	c	1																									
d	a	d	0																									
	state diagram	-2M-																										
(b)																												
	3 flip flops required																											
	Excitation table →	3M-																										
	K-map simplification : $J_A = B, K_A = \bar{B}$ , $J_B = C, K_B = \bar{C}$ $J_C = \bar{A}, K_C = A$	3M-																										
	logic diagram →	2M-																										

Q.No.		Marks																																		
(8) (a)	<p><u>state table</u></p> <table border="1" data-bbox="220 274 1019 623"> <thead> <tr> <th rowspan="2">Present state</th> <th colspan="2">Next state</th> <th colspan="2">output</th> </tr> <tr> <th><math>x=0</math></th> <th><math>x=1</math></th> <th><math>x=0</math></th> <th><math>x=1</math></th> </tr> </thead> <tbody> <tr> <td>AB</td> <td><math>A^+ B^+</math></td> <td><math>A^+ B^+</math></td> <td>Y</td> <td>Y</td> </tr> <tr> <td>00</td> <td>00</td> <td>01</td> <td>0</td> <td>1</td> </tr> <tr> <td>01</td> <td>10</td> <td>01</td> <td>0</td> <td>0</td> </tr> <tr> <td>10</td> <td>10</td> <td>11</td> <td>0</td> <td>1</td> </tr> <tr> <td>11</td> <td>11</td> <td>00</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	Present state	Next state		output		$x=0$	$x=1$	$x=0$	$x=1$	AB	$A^+ B^+$	$A^+ B^+$	Y	Y	00	00	01	0	1	01	10	01	0	0	10	10	11	0	1	11	11	00	0	0	-4M-
Present state	Next state		output																																	
	$x=0$	$x=1$	$x=0$	$x=1$																																
AB	$A^+ B^+$	$A^+ B^+$	Y	Y																																
00	00	01	0	1																																
01	10	01	0	0																																
10	10	11	0	1																																
11	11	00	0	0																																
	<p>K-map simplification</p> $D_A = \bar{X}B + A\bar{B}, \quad Y = X\bar{B}$ $D_B = \bar{X}AB + X\bar{A} + X\bar{B}$	-4M-																																		
(b)	<p>Sequential circuit diagram -</p> <p>Mealy model explanation with block diagram &amp; example logic circuit diagram</p> <p>Moore model explanation with block diagram &amp; example logic circuit diagram</p>	-2M- -2M- -2M-																																		
9 (a)	<p><u>Module-5</u></p> <p>Comparison between VHDL &amp; Verilog.</p> <p>Explain by considering application, data type, easy of learning, libraries, operators, procedures, case sensitivity</p> <p>Comment: → each carries <span style="border: 1px solid black; border-radius: 50%; padding: 2px;">1M</span></p> <p>VHDL data types</p> <ul style="list-style-type: none"> <li>Scalar type</li> <li>Composite type</li> <li>Access type</li> <li>File type</li> <li>other types</li> </ul> <p>give examples</p>	-8M-																																		
		-6M-																																		

(a)	<p>VHDL 2x1 multiplexer</p> <pre> library ieee; use ieee.std_logic_1164.all; entity mux2x1 is port (D0, D1, S, Enbae : in std_logic;       Y : out std_logic); end mux2x1; architecture MUX of mux2x1 is begin I1: <math>L = \text{not } S \text{ after } 10ns;</math> I2: <math>L = \text{not } \text{Enbae} \text{ after } 10ns;</math> I3: <math>L = D0 \text{ and } I1 \text{ and } I2 \text{ after } 10ns;</math> I4: <math>L = D1 \text{ and } I1 \text{ and } I2 \text{ after } 10ns;</math> Y: <math>L = I3 \text{ or } I4 \text{ after } 10ns;</math> end MUX; </pre> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>S</th> <th>Enbae</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>x</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>D0</td> </tr> <tr> <td>1</td> <td>0</td> <td>D1</td> </tr> </tbody> </table> <p>Alternate methods such as structural Description, process case, behavioral description can also be considered.</p>	S	Enbae	Y	x	1	0	0	0	D0	1	0	D1
S	Enbae	Y											
x	1	0											
0	0	D0											
1	0	D1											
10 (a)	<p><u>VHDL data flow</u></p> <pre> entity full_add is port (A, B, Cin, En : in bit;       Sum, Cout : out bit); end full_add; architecture adder of full add is begin Sum: <math>L = (A \text{ XOR } B \text{ XOR } Cin) \text{ and } En;</math> Cout: <math>L = ((A \text{ and } B) \text{ OR } (Cin \text{ and } A) \text{ OR } (Cin \text{ and } B)) \text{ and } En;</math> end adder; </pre> <p><u>Verilog data flow</u></p> <pre> module full_add (A, B, Cin, En, Sum, Cout);   input A, B, Cin, En;   output Sum, Cout;   assign Sum = ((A &amp; B)   Cin) &amp; En;   assign Cout = ((A   B) &amp; (Cin &amp; A)   (Cin &amp; B)) &amp; En; end module. </pre>												
(b)	<p>Shift &amp; rotate operators with examples</p>												

Structure of Verilog module Explanation - M-11  
 Dr. S. B. SHIVA KUMAR, M.E.,  
 Associate Professor, AMIE  
 Dept. of Electrical & Electronics  
 Institute of Technology  
 KAROG 098

Chairman  
 B.O.E (E&E)

"APPROVED"  
  
 Registrar (Evaluation)  
 Visvesvaraya Technological University  
 BELAGAVI - 590018