1 a. Decimation is a process of dropping the samples without violating sampling theorem. The factor by which the signal is decimated is called as decimation factor and it is denoted by M. It is given by,

$$
y(m) = w(mM) = \sum_{k=-\infty} b_k x(mM - k)
$$

where  $w(n) = \sum_{k=-\infty}^{\infty} b_k x(n-k)$ 



Figure 1.1 : Decimation process

Interpolation is a process of increasing the sampling rate by inserting new samples in between. The input output relation for the interpolation, where the sampling rate is increased by a factor L, is given as,  $y(m) =$ 



Figure 1. 2: Interpolation process

 $X(n) = \{0, 2, 4, 6, 8\}$ 

L=2 bk ={0.5, 1, 0.5}

Insert L-1 = 2-1 = 1 zero  $\rightarrow$  w(n) = {0, 0, 2, 0, 4, 0, 6, 0, 8, 0}

 $y(m) = w(n) * bk$ 

 $= \{0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 4, 0\}$ 

1 b. DSP is a technique of performing the mathematical operations on the signals in digital domain. As real time signals are analog in nature we need first convert the analog signal to digital, then we have to process the signal in digital domain and again converting back to analog domain. Thus ADC is required at the input side whereas a DAC is required at the output end. A typical DSP system is as shown in figure 1.3.



Figure 1.3 : A typical DSP system

A computer or a processor is used for digital signal processing. Antialiasing filter is a LPF which passes signal with frequency less than or equal to half the sampling frequency in order to avoid Aliasing effect. Similarly at the other end, reconstruction filter is used to reconstruct the samples from the staircase output of the DAC (Figure 1.4).



Figure 1.5 : Signals that occur in a DSP system

1 C. The number of complex multiplications =  $\left(\frac{N}{2}\right)$ log<sub>2</sub> N = (1024/2 X log<sub>2</sub> 1024)

 $= 5120$ 

The number of Real multiplications  $= 4 \times 5120 = 20480$ 

2 a.

In order to implement the above operation in a DSP, the architecture requires the following features

i. A RAM to store the signal samples x (n)

ii. A ROM to store the filter coefficients h (n)

iii. An MAC unit to perform Multiply and Accumulate operation

iv. An accumulator to store the result immediately

v. A signal pointer to point the signal sample in the memory

vi. A coefficient pointer to point the filter coefficient in the memory

vii. A counter to keep track of the count

viii. A shifter to shift the input samples appropriately

2 b. While processing the data samples coming continuously in a sequential manner, circular buffers are used. In a circular buffer the data samples are stored sequentially from the initial location till the buffer gets filled up. Once the buffer gets filled up, the next data samples will get stored once again from the initial location. This process can go forever as long as the data samples are processed in a rate faster than the incoming data rate.

Circular Addressing mode requires three registers viz

a. Pointer register to hold the current location (PNTR)

b. Start Address Register to hold the starting address of the buffer (SAR)

c. End Address Register to hold the ending address of the buffer (EAR)

There are four special cases in this addressing mode. They are

a. SAR < EAR & updated PNTR > EAR

b. SAR < EAR & updated PNTR < SAR

c.  $SAR > EAR \&$  updated  $PNTR > SAR$ 

d.  $SAR > EAR \&$  updated PNTR  $< EAR$ 

The buffer length in the first two case will be (EAR-SAR+1) whereas for the next tow cases  $(SAR-EAR+1)$ 

The pointer updating algorithm for the circular addressing mode is as shown below.

## ; Pointer Updating Algorithm

Updated PNTR  $\leftarrow$  PNTR  $\pm$  increment

If  $SAR < EAR$ 

And if Updated PNTR > EAR then

New PNTR  $\rightarrow$  Updated PNTR – Buffer size

And if Updated PNTR < SAR then

New PNTR Updated/PNTR + Buffer size

If  $SAR > EAR$ 

And if Updated PNTR > SAR then Updated PNTR – Buffer size **New PNTR** And if Updated PNTR  $\leq$  EAR then - Updated PNTR + Buffer size New PNTR

Else

New PNTR < — Updated PNTR



Figure 2.1 : Special cases in circular addressing mode

2 c. A typical DSP device should be capable of handling arithmetic instructions like ADD, SUB, INC, DEC etc and logical operations like AND, OR , NOT, XOR etc. The block diagram of a typical ALU for a DSP is as shown in the figure 2.2. It consists of status flag register, register file and multiplexers.



Figure 2. 2: ALU

**Status Flags :** ALU includes circuitry to generate status flags after arithmetic and logic operations. These flags include sign, zero, carry and overflow.

**Overflow Management :** Depending on the status of overflow and sign flags, the saturation logic can be used to limit the accumulator content.

**Register File :** Instead of moving data in and out of the memory during the operation, for better speed, a large set of general purpose registers are provided to store the intermediate results.

2 d. Ideally whole memory required for the implementation of any DSP algorithm has to reside on-chip so that the whole processing can be completed in a single execution cycle. Although it looks as a better solution, it consumes more space on chip, reducing the scope for implementing any functional block on-chip, which in turn reduces the speed of execution. Hence some other alternatives have to be thought of. The following are some other ways in which the on-chip memory can be organized.

a. As many DSP algorithms require instructions to be executed repeatedly, the instruction can be stored in the external memory, once it is fetched can reside in the instruction cache.

b. The access times for memories on-chip should be sufficiently small so that it can be accessed more than once in every execution cycle.

c. On-chip memories can be configured dynamically so that they can serve different purpose at different times.

3 a.



3 b. **Barrel shifter:** provides the capability to scale the data during an operand read or write.

No overhead is required to implement the shift needed for the scaling operations. The'54xx barrel shifter can produce a left shift of 0 to 31 bits or a right shift of 0 to 16 bits on the input data. The shift count field of status registers ST1, or in the temporary register T. Figure 3.1 shows the functional diagram of the barrel shifter of TMS320C54xx processors.



Figure 3.1 : Functional diagram of Barrel shifter

The barrel shifter and the exponent encoder normalize the values in an accumulator in a single cycle. The LSBs of the output are filled with 0s, and the MSBs can be either zero filled or sign extended, depending on the state of the sign-extension mode bit in the status register ST1. An additional shift capability enables the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention operations.

3 c. i) \*  $AR3 - 0 = 200h - 40h = 1C0h$ 

ii) \* AR3+ = 
$$
200h + 1 = 201h
$$

iii) \*+AR3 
$$
(50h) = 200h + 50h = 250h
$$

iv)  $*AR3 - OB = 200h - 40h$  (with reverse carry propagation) = 27Fh.

#### 4 a. **Pipeline operation of TMS320C54xx Processors:**

The CPU of '54xx devices have a six-level-deep instruction pipeline. The six stages of the pipeline are independent of each other. This allows overlapping execution of instructions. During any given cycle, up to six different instructions can be active, each at a different stage of processing. The six levels of the pipeline structure are program prefetch, program fetch, decode, access, read and execute.

1 During program prefetch, the program address bus, PAB, is loaded with the address of the next instruction to be fetched.

2 In the fetch phase, an instruction word is fetched from the program bus, PB, and loaded into the instruction register, IR. These two phases from the instruction fetch sequence.

3 During the decode stage, the contents of the instruction register, IR are decoded to determine the type of memory access operation and the control signals required for the data-address generation unit and the CPU.

4 The access phase outputs the read operand's on the data address bus, DAB. If a second operand is required, the other data address bus, CAB, also loaded with an appropriate address. Auxiliary registers in indirect addressing mode and the stack pointer (SP) are also updated.

5 In the read phase the data operand(s), if any, are read from the data buses, DB and CB. This phase completes the two-phase read process and starts the two phase write processes. The data address of the write operand, if any, is loaded into the data write address bus, EAB.

6 The execute phase writes the data using the data write bus, EB, and completes the operand write sequence. The instruction is executed in this phase.



Figure 4. 1 : Pipeline operation of TMS320C54XX processor

 $*AR3+, A$ LD ADD #1000h, A  $A, *AR3+$ **STL** 







Figure 4. 2 : Functions of various bits in TCR register

4 c.

.global\_c\_int00



 $\_\_c\_int0$ 





6 a. i)  $log_2 N = 7$ 

ii) 
$$
\frac{N}{2} = 64
$$
  
iii)  $\frac{N}{2} \log_2 N = 7 \times 64 = 448$ 

iv) Nil

6 b.



Figure 6.1 : Subroutine program for bit reversed address generation

Here, AR1 is used as pointer to  $x(n)$ . AR2 is used as pointer to  $X(k)$  locations. AR0 is loaded with 8 and used in bit reverse addressing. Instead of  $N/2 = 4$ , it is loaded with N=8 because each  $X(k)$  requires two locations, one for real part and the other for imaginary part. Thus,  $x(n)$  is stored in alternate locations, which are meant for real part of  $X(k)$ . AR3 is used to keep track of number of transfers.

6 c .





STL A, \*AR2+ Store lower 16 bits as BR

```
;(4) B_{I} = A_{I} - (B_{I} \times W_{R} + B_{R} \times W_{I})LD *AR4 -, A
SUB *AR5-, A
STL A, *AR2-
RET
nop
nop
```
7 a.

The timing sequence of memory access is shown in fig. 7.1. There are two read operations, both referring to program memory. Read Signal is high and Program Memory Select is low. There is one Write operation referring to external data memory. Data Memory Select is low and Write Signal low. Read and write are to memory device and hence memory strobe is low. Internal program memory reads take one clock cycle and External data memory access require two clock cycles.



Figure 7.1 : Memory interface signals for read- read – write operations

Number of memory mapped registers for DMA are 6x(5+4) and some common registers for all channels, amounting to total of 62 registers required. However, only 3 (+1 for priority related) are available. They are DMA Priority & Enable Control Register (DMPREC), DMA sub bank Address Register (DMSA), DMA sub bank Data Register with auto increment (DMSDI) and DMA sub bank Data Register (DMSDN). To access each of the DMA Registers Register sub addressing Technique is employed. The schematic of the arrangement is shown in fig. 7.13. A set of DMA registers of all channels (62) are made available in set of memory locations called sub bank. This avoids the need for 62 memory mapped registers. Contents of either DMSDI or DMSDN indicate the code (1's  $\&$  0's) to be written for a DMA register and contents of DMSA

refers to the unique sub address of DMA register to be accessed. Mux routes either DMSDI or MSDN to the sub bank. The memory location to be written



Figure 7. 2 : Register subaddress technique

DMSDI is used when an automatic increment of the sub address is required after each access. Thus it can be used to configure the entire set of registers. DMSDN is used when single DMA register access is required. The following examples bring out clearly the method of accessing the DMA registers and transfer of data in DMA mode.

### 7 c.

Initialize processor with respect to desired speed, internal registers: PMST, BSCR,

SWSR. Initialize internal timer for sampling period of ADC. Apply analog input signal. Send start conversion through TOUT. Continue with any other program execution. ADC interrupts DSP after conversion on INT1. DSP reads 10 bit data and converts to 8 bit by shifting to right. It then processes the sample and sends this data to DAC. DAC converts the data back to analog. The corresponding program is as follows.



Figure 7.3 : Interfacing DSP to ADC and DAC

```
buffer: .bss sample, 1
    \bullet text
\mathbf{c} into 0:
```
:data buffer

```
STM #0X0500,SP
                                  :initialize Stack Pointer
        SSBX INTM
                                  ; disable all interrupts
        CALL init DSP
                                  ; initialize DSP processor
                                  :initialize timer
        CALL init timer
                                  ; pending interrupts cleared
        STM #0XFFFF.IFR
                                  ;INT 1 unmasked
        ORM #0002H, IMR
        RSBX INTM
                                  ; enable all interrupts
  Initialize DSP Processor
;init_DSP
        PMST_VAL
                              .set 00A0h; MC & OVLY, interrupt vector is set
        BSCR_VAL
                              .set 0000h; bank switching reset, 64K only
        SWWSR VAL
                              .set 2000h; s/w wait, 2 clock wait states
```
.text



; Initialize Timer



## 8 a.

**Synchronous Serial Interface:** There are certain I/O devices which handle transfer of one bit at a time. Such devices are referred to as serial I/O devices or peripherals. Communication with serial peripherals can be synchronous, with processor clock as reference or it can be synchronous. Synchronous serial interface (SSI) makes communication a fast serial communication and asynchronous mode of communication is slow serial communication. However, in comparison with parallel peripheral interface, the SSI is slow. The time taken depends on the number of bits in the data word.

**CODEC Interface Circuit**: CODEC, a coder-decoder is an example for synchronous serial I/O. It has analog input-output, ADC and DAC. The signals in SSI generated by the DSP are DX: Data Transmit to CODEC, DR: Data Receive from CODEC, CLKX: Transmit data with this clock reference, CLKR: Receive data with this clock reference, FSX: Frame sync signal for transmit, FSR: Frame sync signal for receive, First bit, during transmission or reception, is in sync with these signals, RRDY: indicator for receiving all bits of data and XRDY: indicator for transmitting all bits of data. Similarly, on the CODEC side, signals are FS\*: Frame sync signal, DIN: Data Receive from DSP, DOUT: Data Transmit to DSP and SCLK: Tx / Rx data with this clock reference. The block diagram depicting the interface between TMS320C54xx and CODEC is shown in fig. 8.1. As only one signal each is available on CODEC for clock and frame synchronization, the related DSP side signals are connected together to clock and frame sync signals on CODEC. Fig. 8.2 and fig. 8.3 show the timings for receive and transmit in SSI, respectively.



Fig. 8.1: SSI between DSP & CODEC



Fig. 8.2: Receive Timing for SSI

As shown, the receiving or transmit activity is initiated at the rising edge of clock, CLKR / CLKX. Reception / Transfer starts after FSR / FSX remains high for one clock cycle. RRDY / XRDY is initially high, goes LOW to HIGH after the completion of data transfer. Each transfer of bit requires one clock cycle. Thus, time required to transfer / receive data word depends on the number of bits in the data word. An example of data word of 8 bits is shown in the fig. 8.2 and fig. 8.3.



Fig 8.3: Transmit Timing for SSI

#### **DSP Based Biotelemetry Receiver:**

Biotelemetry involves transfer of physiological information from one remote place to another for the purpose of obtaining experts opinion. The receiver uses radio Frequency links. The schematic diagram of biotelemetry receiver is shown in fig. below. The biological signals may be single dimensional signals such as ECG and EEG or two dimensional signals such as an image, i.e., X-ray. Signal can even be multi dimensional signal i.e., 3D picture. The signals at source are encoded, modulated and transmitted. The signals at destination are decoded, demodulated and analyzed.

An example of processing ECG signal is considered. The scheme involves modulation of ECG signal by employing Pulse Position Modulation (PPM). At the receiving end, it is demodulated. This is followed by determination of Heart beat Rate (HR). PPM Signal either encodes single or multiple signals. The principle of modulation being that the position of pulse decides the sample value. The PPM signal with two ECG signals encoded is shown in fig. below. The transmission requires a sync signal which has 2 pulses of equal interval to mark beginning of a cycle. The sync pulses are followed by certain time gap based on the amplitude of the sample of1st signal to be transmitted. At the end of this time interval there is another pulse. This is again followed by time gap based on the amplitude of the sample of the 2nd signal to be transmitted. After encoding all the samples, there is a compensation time gap followed by sync pulses to mark the beginning of next set of samples. Third signal may be encoded in either of the intervals of 1st or 2nd signal. With two signals encoded and the pulse width as tp, the total time duration is 5tp.



Figure 8.4 : Bio- telemetry receiver

An example of processing ECG signal is considered. The scheme involves modulation of

ECG signal by employing Pulse Position Modulation (PPM). At the receiving end, it is demodulated. This is followed by determination of Heart beat Rate (HR). PPM Signal either encodes single or multiple signals. The principle of modulation being that the position of pulse decides the sample value. The PPM signal with two ECG signals encoded is shown in fig. 8 .5.The transmission requires a sync signal which has 2 pulses of equal interval to mark beginning of a cycle. The sync pulses are followed by certain time gap based on the amplitude of the sample of 1st signal to be transmitted. At the end of this time interval there is another pulse. This is again followed by time gap based on the amplitude of the sample of the 2nd signal to be transmitted. After encoding all the samples, there is a compensation time gap followed by sync pulses to mark the beginning of next set of samples. Third signal may be encoded in either of the intervals of 1st or 2nd signal. With two signals encoded and the pulse width as tp, the total time duration is 5tp.



Figure 8.5: A PPM signal with 2 ECG signals

#### 8 c.

**An Image Processing System:** In comparison with the ECG or speech signal considered so far, image has entirely different requirements. It is a two dimensional signal. It can be a color or gray image. A color image requires 3 matrices to be maintained for three primary colors-red, green and blue. A gray image requires only one matrix, maintaining the gray information of each pixel (picture cell). Image is a signal with large amount of data. Of the many processing, enhancement, restoration, etc., image compression is one important processing because of the large amount of data in image.

To reduce the storage requirement and also to reduce the time and band width required to transmit the image, it has to be compressed. Data compression of the order of factor 50 is sometimes preferred. JPEG, a standard for image compression employs lossy compression technique. It is based on discrete cosine transform (DCT). Transform domain compression separates the image signal into low frequency components and high frequency components. Low frequency components are retained because they represent major variations. High frequency components are ignored because they represent minute variations and our eye is not sensitive to minute variations. Image is divided into blocks of 8 x 8. DCT is applied to each block. Low frequency coefficients are of higher value and hence they are retained. The amount of high frequency components to be retained is decided by the desirable quality of reconstructed image. Forward DCT is given by eq (1).

$$
f_{v,u} = \frac{1}{4} c_v c_u \sum_{x=0}^{7} \sum_{y=0}^{7} f_{x,y} \cos(\frac{(2x+1)u\pi}{16}) \cos(\frac{(2y+1)v\pi}{16})
$$

Since the coefficients values may vary with a large range, they are quantized. As already noted low frequency coefficients are significant and high frequency coefficients are insignificant, they are allotted varying number of bits. Significant coefficients are quantized precisely, with more bits and insignificant coefficients are quantized coarsely, with fewer bits. To achieve this, a quantization table as shown in fig. 8.20 is employed. The contents of Quantization Table indicate the step size for quantization. An entry as smaller value implies smaller step size, leading to more bits for the coefficients and vice versa.

The quantized coefficients are coded using Huffman coding. It is a variable length coding Huffman Encoding. Shorter codes are allotted for frequently occurring long sequence of 1's & 0's. Decoding requires Huffman table and dequantization table. Inverse DCT is taken employing eq (3). The data blocks so obtained are combined to form complete image. The schematic of encoding and decoding is shown in fig. 8.6.

$$
f_{x,y} = \frac{1}{4} \sum_{u=0}^{7} \sum_{v=0}^{7} c_u c_v f_{u,v} \cos(\frac{(2x+1)u\pi}{16}) \cos(\frac{(2y+1)v\pi}{16})
$$
........(2)



Figure 8.6 : JPEG encoder and decoder

5 a. i) .3125 as Q15 number

Q15 notation= .3125 x  $2^{15}$  = 10,240 in decimal=2800h

ii) ) -.3125 as Q15 number

Q15 notation= .3125 x  $2^{15}$  = 10,240 in decimal=2800h

Since the number is negative (-.3125), hexadecimal equivalent of 10,240 (i.e) 2800h should be subtracted from FFFFh to get D7FFh

Hence  $-.3125 = -(10,240 \text{ decimal}) = -(2800h) =$  FFFF-2800 = D7FFh

iii) 3.125 as Q7 number

 $3.125 \text{ X } 2^7 = 190 \text{ h}$ 

5 b.



Figure 5.1 : Interpolation process

Example:



(input sequence)<br>
(inserted sequence)<br>
(impulse sequence)<br>
(interpolated sequence y(n)

.mmregs .def  $\overline{\text{c}_{\text{int}}^{0}}$ 



**CoeffEnd** 









Figure 5.1 : Multiplication of numbers represented using Q notations

Program to multiply two Q15 numbers

#### $N1 \times N2 = N1 * N2$ i.e

# Where

N1 &N2 are 16-bit numbers in Q15 notation  $N1 \times N2$  is the 16-bit result in Q15 notation



5 c.

пор

 $\_{c\_int00}$ **#N1,AR2** ;AR2 points to N1 STM \*AR2+, T  $T$  reg =N1 LD  $*AR2+, A$ ; $A = N1$  \*N2 in Q30 notation MPY ADD #1, 14, A ; round the result ;save N1 \*N2 as Q15 number STH A, 1, \*AR2 **NOP NOP** .end

5 d. An infinite impulse response (IIR) filter is represented by a transfer function, which is a ratio of two polynomials in z. To implement such a filter, the difference equation representing the transfer function can be derived and implemented using multiply and add operations. To show such an implementation, we consider a second order transfer function given by



Figure 5.2 : Second order IIR filter

$$
w(n) = x(n) + a_1 w(n-1) + a_2 w(n-2)
$$
  
y(n) = b<sub>0</sub> w(n) + b<sub>1</sub> w(n-1) + b<sub>2</sub> w(n-2)

USN

enth Semester B.E. Degree Examination, Dec.2017/Jan 2018 **DSP Algorithm<sup>s</sup> and Architecture** 

 $ECL74$ 

Time: 3 hrs.

treated as malpractic

8

3

Max. Marks:100 ote: Answer any FIVE full questions, selecting atleast TWO questions from each part.

#### $PART - A$

With the help of block diagram and equations explain decimation and interpolation process. Also determine the interpolated sequence  $y(m)$ , if the signal sequence  $x(n) = \{0, 2, 4, 6, 8\}$ is interpolated using the interpolation filter sequence  $b_k \rightarrow [0.5, 1, 0.5]$ . Interpolation factor  $L = 2$ .

- b. Explain with the block diagram of a DSP system Also draw the typical signals in a DSP
- c. Assuming x(k) as a complex sequence, determine the number of complex and real mulitplies for computing DFT, using direct and radix  $-2$  FFT algorithms. assume N = 1024. (02 Marks)
- a. Mention the basic features that should be provided in the DSP architecture to be used to  $\overline{\mathbf{z}}$

implement the following N<sup>th</sup> order FIR filter  $g(n) = \sum h(i)x(n-i)$ ; n = 0, 1, 2, ---.

- $(04 Marks)$
- b. Explain the register pointer updating algorithm for circular buffer.  $(06 Marks)$ With relevant block diagram, explain the various features of arithmetic and logic unit of c. DSP processor.  $(06 Marks)$ Write a note on organization of the on-chip memory. d.
- $(04 Marks)$
- Compare the architectural features of TMS320C25 and DSP56000.  $a$ .  $(08 Marks)$
- Draw the functional diagram of the barrel shifter of TMS320C54XX processor and explain  $\mathbf{b}$ . the significance of each block.  $c_{\cdot}$
- Assuming the current contents of AR3 to be 200h, what will be its contents after each of the following TMS320C54XX addressing modes is used. Assume that the contents of ARO are 40h i) \*AR3 =  $0$  ii) \*AR3 + iii) \*+AR3(50h) iv) \*AR3 = OB.  $(04 Marks)$
- Explain the pipeline operation of TMS320C54XX processor. Show the pipeline operation Explain the piperine equence of instructions if the initial value of AR3 is 85h and the values  $LD \times AR3 + A$ ADD # 1000h, A

 $STLA$ , \* AR3 +.

- Write the TCR register format and explain the functions of the various bits in the FCR
- c. Write a program to compute the sum of three product terms given by the equation:  $(06 Marks)$  $y(n) = h_0x(n) + h_1x(n-1) + h_2x(n-2)$  where  $x(n)$ ,  $x(n-1)$ ,  $x(n-2)$  are data samples stored at three successive data memory locations  $h_0$ ,  $h_1$ ,  $h_2$  are constants stored in data memory.

 $(06 Marks)$ 

#### **PART-B**

- Represent each of the following as  $16 bit$  numbers in the desired Q notation :  $\overline{\mathbf{5}}$ i) 0.3125 as a Q<sub>15</sub> number
	- ii) -0.3125-asya Q15 number
	- iii) 3.125 as a Qynumber
	- iv)  $-352$  as a  $Q_0$  number.
	- b. Write a TMS320C64XX program for the implementation of an interpolating FIR filter of  $(08 Marks)$ length 15 and interpolating factor 5.

 $(04 Marks)$ 

 $(04 Marks)$ 

- c. Write a program to multiply two Q<sub>15</sub> numbers in TMS320C54XX processor. (04 Marks)<br>d. Briefly explain IIR filters. With the help of block diagram, explain second order IIR filters.
- $(04 Marks)$
- Determine the following for a 128 point FFT computations : 6  $a$ .
	- i) Number of stages

7

- ii) Number of butterflies in each stage
- iii) Number of butterflies needed for the entire computation
- iv) Number of butterflies that need notwiddle factor.
- b. Write subroutine for bit reverse address generation and explain the same.  $(06 Marks)$
- Explain the butterfly computation in DIT FFT algorithm and write a subroutine that c.  $(10 Marks)$ implements the butterfly computation.
- Draw the timing diagram of the memory interface signals for a read read -write sequence  $(06 Marks)$ of operations. Also explain the purpose of each signal
	- b. Explain the register sub-addressing technique for configuring DMA.  $(04 Marks)$
- Interface the TMS320C54XX to a 10-bit ADC(TLC1550) and an 8 bit DAC (TLC7524). The sampled signal read from the ADC is to be written to the DAC after adjusting its size. The start of conversion is initiated by the TOUT signal. Write a flowchart for main program and interrupt service poutine and also write the program.  $(10 Marks)$

With a neat block djagram and timing diagram for transmit and receive operation, explain  $a$ . the signals involved in synchronous serial interface.  $(08 Marks)$ 

- With the help of block diagram, explain DSP based biotelemetry receiver system. (06 Marks)  $\mathbf b$ .
- c. Explain the image compression and reconstruction using JPEG encoder and decoder.  $(06 Marks)$