



Characteristics & Parameters




Silicon diode



Ge diode

Ans (a) Transistor operation (npn)

2(b) Considers an npn transistor in active region. (E-B j^n is fwd biased & C-B j^n is rev bias in Common base mode.




→ The fwd bias EB j^n causes the electrons of n-type emitter to flow towards the base. This constitutes emitter current I_E .

→ As these electrons flow through the p-type base they tend to combine with holes in p-region (base). Since base is thin & lightly doped the free electrons have only a short distance to go to reach the collector. Hence few electrons injected into base from emitter get recombined with holes in base constituting I_B current & remaining large no of electrons cross the base region & move towards the terminal of the external source the collector region. This constitutes collector current. Hence $I_E = I_C + I_B$

Ans-1(c)

Common Base characteristics

Consider npn transistor in CB mode & active region.




E-B jⁿ → fwd biased

C-B jⁿ → Rev biased

Input characteristics

It is the graph of input current (I_E) & input voltage (V_{EB}) keeping output voltage (V_{CB}) constant.



1) Since E-B jⁿ is fwd biased, I_E increases exponentially with small increase in V_{EB} .

∴ Input resistance

$$R_i = \frac{\Delta V_{EB}}{\Delta I_E} \Big|_{V_{CB} = \text{const}}$$


∴ R_i is low (fwd biased).

Ques 1(c)

69

~~Diode acts as a~~

- 1) In Active region, E-B jn is fwd biased & C-B jn is rev biased. Hence I_c is approximately equal to I_E & transistor works as amplifier.
- 2) In cut-off region, $I_E = 0$, the collector current $I_c = I_{CBO}$. In cut-off E-B jn & C-B jn are reverse biased.



- 3) In saturation region, E-B & C-B jn are fwd biased & hence the collector current (I_c) increases as shown in the graph.

4) Output resistance

$$R_o = \frac{\Delta V_{CB}}{\Delta I_c} \Big|_{I_E = \text{const}}$$


R_o is high (\because Rev biased)

- 5) Notice in the graph that $I_C \approx I_E \therefore$
BJT is a current controlled device

- 6) As V_{CB} increases above $V_{CB(max)}$ shown in graph below C-B jn depletion region increases such that it penetrates into base & makes a contact with E-B depletion region. This is called punch through effect or reach through.

78
~~Q1~~ (c)


2) As V_{CB} increases, width of $C-B$ junction increases
 \therefore Base width decreases, leading to more charge particles per unit area. Thus concentration of the charge gradient increases in base region & causes more diffusion of electrons from n-type emitter to base. Thus by increasing Emitter current slightly. This effect is Early effect or Base width modulation.



Current gain $\beta = \frac{I_C}{I_E}$


Output characteristics

It is a graph of Output current (I_C) and o/p voltage (V_{CB}) at constant input current I_E .



Ans (a) Transistor operation (npn)

2(b) Considers an npn transistor in active region. (E-B j^n is fwd biased & C-B j^n is rev bias in Common base mode.



→ The fwd bias EB j^n causes the electrons of n-type emitter to flow towards the base. This constitutes emitter current I_E .

→ As these electrons flow through the p-type base they tend to combine with holes in p-region (base). Since base is thin & lightly doped the free electrons have only a short distance to go to reach the collector. Hence a few electrons injected into base from emitter get recombined with holes in base constituting I_B current & remaining large no of electrons cross the base region & move towards the terminal of the external source the collector region. This constitutes collector current. Hence $I_E = I_C + I_B$

78 (66) Relation b/w α & β

$$\beta = \frac{I_c}{I_B} \quad \alpha = I_c/I_E$$

we know $I_E = I_c + I_B \Rightarrow I_B = I_E - I_c$

$$\beta = \frac{I_c}{I_E - I_c}$$

\div by I_E , both num & deno

$$\beta = \frac{I_c/I_E}{1 - I_c/I_E} = \frac{\alpha}{1 - \alpha}$$

$$\boxed{\beta = \frac{\alpha}{1 - \alpha}}$$


\div num & deno by $1 + \beta$

$$\frac{\beta}{1 + \beta} = \frac{\alpha}{1 - \alpha} \cdot \frac{1}{1 + \beta}$$

$$= \frac{\alpha}{1 - \alpha} = \frac{\alpha}{1 - \alpha} \cdot \frac{1 + \alpha}{1 + \alpha} = \frac{\alpha}{1 - \alpha + \alpha}$$

$$\boxed{\frac{\beta}{1 + \beta} = \alpha}$$

Module-2
 (a) Voltage Divider Bias \star
 (also called Self Bias ckt)



In this ckt, Biasing is provided by 3 resistors R_1 , R_2 & R_E . The resistors R_1 & R_2 act as a potential divider giving a fixed voltage at point B.

Consider a case where I_C changes due to change in β . Let us consider that I_C increases with increase in β . Since $(I_C \approx I_E)$ I_E also increases thus voltage drop across R_E increases i.e. V_E increases.

we know that $V_{BE} = V_B - V_E$

As V_E increases, V_{BE} decreases. Due to reduction in V_{BE} , I_B base current reduces & hence I_C also reduces. This reduction

in I_c compensates for original increase in I_c .


Case: $\beta \uparrow$, $I_c \uparrow$

Since $I_c \approx I_E$, $I_E \uparrow$, $\downarrow V_{BE} = V_B - V_E \uparrow$, $I_B \downarrow$,

Since $I_c = \beta I_B$, $I_c \downarrow$

Compensates.

Consider the Base section



$$V_B = \frac{V_{cc} \times R_2}{R_1 + R_2}$$

The current I is very much larger than I_B , hence neglecting I_B , we have V_B as

Consider collector section, applying KVL

$$V_{cc} = I_c R_c + V_{CE} + I_E R_E$$

→ this ckt offers the Best stability to operating point.

→ Solve numericals ~~*~~ ~~*~~

→ Current Series feedback

∞ Ideal OP-Amp Characteristics

a) Infinite Voltage gain ($A_{OL} = \infty$)

Open loop gain of an op-amp is denoted as A_{OL} & is infinite for an ideal op-amp.

b) Infinite input impedance ($R_{in} = \infty$)

The input impedance R_{in} is infinite for an ideal op-amp. Hence no current flows into the input terminals of the op-amp.

c) Zero output impedance ($R_o = 0$)

Output impedance (R_o) of an op-amp is zero. Hence output voltage is same irrespective of value of load ~~resistance~~ resistance connected.

d) Zero offset voltage ($V_{ios} = 0$)

Offset voltage (V_{ios}) is some extra voltage, we add ^{or subtract} at the input section to make the output zero ^{in case when $V_1 = V_2$} . Ideally V_{ios} has to be zero.

e) Infinite B.W. ($B.W. = \infty$)

An ideal op-amp has infinite B.W. Hence op-amp can operate over a wide range of frequencies i.e. from 0 to ∞ . Hence op-amp can amplify d.c. signals (zero frequency) & a.c. signals.

f) Infinite CMRR (∞)

It is ratio of differential gain & common mode gain. It is ideally ∞ .

$$CMRR = \frac{A_d}{A_c} = \infty$$

Hence $A_c = 0$ i.e. common mode gain is zero.

g) infinite slew rate ($S = \infty$)

Infinite slew rate indicates that output changes simultaneously with the changes in the input ~~signal~~ voltage.

Thus Slew rate is defined as maximum rate of change of output voltage with time. & unit is V/ μ s

$$\text{Slew rate} = S = \left. \frac{dV_o}{dt} \right|_{\text{max}}$$

h) Power Supply Rejection Ratio (PSRR = 0)

PSRR is ratio of change in input offset voltage due to change in supply voltage producing it, keeping other power supply voltage constant.


$$\text{PSRR} = \left. \frac{\Delta V_{ios}}{\Delta V_{cc}} \right|_{V_{EE}}$$

or

$$\text{PSRR} = \left. \frac{\Delta V_{ios}}{\Delta V_{EE}} \right|_{V_{cc}}$$

Module-2

Ans-3
(C)



$$V_o = -\frac{R_F V_1}{R_1} - \frac{R_F V_2}{R_2} - \frac{R_F V_3}{R_3}$$

$$= -\frac{6K(-4)}{4K} - \frac{6K}{4K} \times (-2) - \frac{(6K)}{\left(\frac{4K}{2}\right)} \times 3$$

$$= 6 + 3 - \frac{9}{2} = 9 - \frac{9}{2} = \frac{9}{2} = 4.5V$$

Ans-3(d)


if $R_f = R_1 = R_2 = \infty$

$$\therefore V_o = -V_1 + V_2$$

$$\Rightarrow V_o = V_2 - V_1$$

★ Solve Numericals from text.

Integrator



By virtual ground concept,

$$V_A = V_B = 0$$

As input current of op-amp is zero, the entire current I flowing through R_1 , also flows through C .

From fig.

$$I = \frac{V_{in} - V_A}{R_1} = \frac{V_{in}}{R_1} \quad \text{--- (1)}$$

From o/p side,

$$I = C \frac{d(V_A - V_o)}{dt}$$

$$I = -C \frac{dV_o}{dt} \quad \text{--- (2)}$$

equal

off region

C-B

17

Eq (1) & (2)

$$\frac{V_{in}}{R_1} = -C \frac{dV_o}{dt}$$

Integrating both sides

$$\int_0^t \frac{V_{in}}{R_1} dt = - \int_0^t C \frac{dV_o}{dt}$$


$$V_o = -\frac{1}{R_1 C} \int_0^t V_{in} dt$$

This o/p is integration of input, hence called integrator
 where RC is called time constant of integrator

- integration of Step waveform is Ramp waveform
- " " " Square " " " triangular " "
- " " " Sine " " " neg cosine " "

derived

Ans 4
(a)



Given

$$V_{BE} = 0.7V$$

$$\beta = 50$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{5 - 0.7}{100 \times 10^3} = 43 \mu A$$

$$I_C = \beta I_B = 50 \times 43 \times 10^{-6} = 2.15 mA$$


$$V_{CE} = V_{CC} - I_C R_C = 5 - 2.15 \times 10^{-3} \times 10^3 = 2.85 V$$

Q point (2.85V, 2.15mA)

DC load line


(a) $V_{CE} = V_{CC}$ at $I_C = 0$ so A (5V, 0)

(b) $I_C = \frac{V_{CC}}{R_C}$ at $V_{CE} = 0$ so B (0, 5mA)



Ideal Inverting Amplifier

An amplifier that provides 180° phase shift between input & output is called an inverting amplifier. Hence the input is given to the inverting terminal.



Note: (No current enters the input terminal of op-Amp due to its high input impedance)

By concept of virtual ground.

$$V_A = V_B = 0V$$

$$I = \frac{V_{in} - V_A}{R_1} \quad \text{Since } V_A = 0$$

$$I = \frac{V_{in}}{R_1} \quad \text{--- (1)}$$

From output side, direction of current I is given

$$I = \frac{V_A - V_o}{R_f}$$

$$I = \frac{-V_o}{R_f} \quad \text{--- (2)}$$

Equate (1) & (2)

$$\frac{V_{in}}{R_1} = -\frac{V_o}{R_f}$$


$$\Rightarrow \boxed{\frac{V_o}{V_{in}} = -\frac{R_f}{R_1}} \quad \text{gain of inverting amplifier}$$

-ve sign indicates that O/P is inverted with respect to I/P. Hence it is inverting amplifier.

★: Solve Numericals from text book

~~Now solve~~

★: learn up key points from





Module-3

Ans: 5 (a)

$$(i) (11001.011)_2 \longrightarrow ()_{10}$$

$2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0 \quad 2^{-1} \ 2^{-2} \ 2^{-3}$

$$2^4 + 2^3 + 1 + \frac{1}{2^2} + \frac{1}{2^3} = 16 + 8 + 1 + \frac{1}{4} + \frac{1}{8}$$

$$= 25 + \frac{2+1}{8} = \frac{25+3}{8} = (25.375)_{10}$$

$$(ii) (186.75)_{10} \longrightarrow ()_2$$

$$\begin{array}{r} 2 \overline{) 186} \\ \underline{93} \\ 2 \overline{) 93} \\ \underline{46} \\ 2 \overline{) 46} \\ \underline{23} \\ 2 \overline{) 23} \\ \underline{11} \\ 2 \overline{) 11} \\ \underline{5} \\ 2 \overline{) 5} \\ \underline{2} \\ 2 \overline{) 2} \\ \underline{0} \end{array}$$

$$\begin{aligned} 0.75 \times 2 &= 1.50 && 1 \\ 0.5 \times 2 &= 1.0 && 1 \end{aligned}$$

$$(10111010.11)_2$$

$$(iii) (64.73)_8 \longrightarrow ()_{16}$$

$$0110 \quad 100 \quad 1101 \quad 100$$

$$(B4.EC)_{16} \text{ Ans}$$

(iv) $(ABCD)_{16} \rightarrow (\quad)_2$

$(1010101111001101)_2$ Ans

(b) Subtract using 2's complement

(i) $(111001)_2 - (101011)_2$

$$\begin{array}{r} (111001)_2 \\ - (101011)_2 \\ \hline \end{array} \xrightarrow{2's} (010101)_2$$

$$\begin{array}{r} 111001 \\ 010101 \\ \hline \end{array}$$

Carry 1
Ignore $(001110)_2$

(ii) $(1111)_2 - (1011)_2$

$$\begin{array}{r} (1111)_2 \\ - (1011)_2 \\ \hline \end{array} \xrightarrow{2's \text{ comp}} 0101$$

Ignore $\begin{array}{r} 111 \\ 010 \\ \hline 0000 \end{array}$

$(0100)_2$ Ans


Ans-5

(C) $Y = ABC + ABC\bar{C} + \bar{A}BC$

$$= AB(C + \bar{C}) + \bar{A}BC = AB + \bar{A}BC$$

$$= B(A + \bar{A})(A + C)$$

$$= B(A + C)$$





OR

Ans-6

(C) $Y = A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C}$

$$= \bar{B}\bar{C}(A + \bar{A}) + \bar{A}\bar{B} + \bar{A}\bar{C}$$

$$Y = \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C} = \text{~~ABC + ABC + ABC~~}$$



De Morgan's Theorem : \rightarrow

Theorem I


$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

NAND = Bubbled OR


* The LHS of this theorem represents a NAND gate with input A and B whereas the right hand side (RHS) of the theorem represents an OR gate with inverted input. This OR gate is called as Bubbled OR.

or

* The Complement of the Product of two or more variables is equal to the Sum of the Complement of the variable individually.



\Rightarrow



or






Table Showing Verification of the 1st Theorem

A	B	$\bar{A} \cdot \bar{B}$	\bar{A}	\bar{B}	$\overline{A+B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

ible Sh

A	B
0	0
0	1
1	1
1	0

Theorem 2



$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

a)

NOR = Bubbled AND

* The LHS of this theorem represents a NOR gate with input A and B, whereas the RHS represents an AND gate with inverted inputs.

* This AND gate is called as Bubbled AND.



Bubbled AND.

* The Complement of the Sum of two Variables is Equal to the Product of the Complement of the variable individually.

Table Showing Verification of 2nd Theorem


A	B	$A+B$	\bar{A}	\bar{B}	$\bar{A}\cdot\bar{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

$$Y = \bar{A}B + \bar{B}A = A \oplus B$$

↳ XOR

Ans-6

(b)



7(2)


Latch

(i) Latch is level triggered

(ii) o/p changes with change in input

(iii) It is made up of basic gates and there is no control signal

(iv) Ex - SR Latch




Flip flop

Flip flop is edge triggered.

o/p changes only at the +ve or -ve edge of the clock


It has control signal called as clock.

Ex - SR Flip flop
J.K Flip flop



MICROCONTROLLER


⇒ Architecture of 8051 :-



- * 8051 has an 8 bit ALU.
- * It has 8 bit-data bus & 16 bit-Address bus.
- * ALU is directly associated with two 8 bit registers namely A & B.
- * 8051 has 3 kilobytes of ROM memory.
- * ROM stores all the opcodes (operational codes) require for microcontroller to understand what an instruction is supposed to do (To understand instruction).
- * PC holds the Address of next instruction to be executed.
- * Data pointer is a 16 bit register used to access internal RAM & ROM space (or) External RAM & ROM space.

- * 8051 has 4 I/O ports namely Port 0, Port 1, Port 2 & Port 3. Each I/O port has 8 I/O pins.
- * 8051 has 256 bytes of RAM Space.
- * Program Status Word (PSW) is an 8-bit register which contains flags like carry flag, parity flag etc, this register gets updated automatically after an ALU Operation.

Internal Structure of RAM :-



- * 256 bytes of internal RAM Space is divided as 2 halves namely 128 bytes of Special function register Space & 128 bytes of User Space
- * User Space is divided into 4 register banks namely Register Bank 0, Register Bank 1, Register Bank 2, Register Bank 3
- * Each register bank has 8 registers namely R0, R1, R2, R3, R4, R5, R6, R7.
- * Each register contains 8 bit data

S-R Latch using NOR Gate :-

Fig. 1 shows NOR latch. S and R are the inputs that are called as set (S) and R (Reset) inputs.




Fig 1 :- NOR Latch

→ Two outputs i.e. Q and \bar{Q} , is shown. Q is the normal output and \bar{Q} is its complemented form.


Truth Table

S	R	Q_{n+1}	\bar{Q}_{n+1}	State
0	0	1	0	hold
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	NA or Invalid

$Q_n \rightarrow$ Previous state
 $Q_{n+1} \rightarrow$ Present state

Working or Operation

Case-I When $S=0$, $R=0$ (After $Q_n=1$, $\bar{Q}_n=0$)



So, here $Q_{n+1} = 1$


$$\overline{Q_{n+1}} = 0$$

$$\text{i.e. } Q_{n+1} = Q_n = 1$$

$$\overline{Q_{n+1}} = \overline{Q_n} = 0$$

So, it is in hold state,

Case-2 when $S=0, R=1$




$$\text{So, } Q_{n+1} = 0$$

$$\overline{Q_{n+1}} = 1$$

So, this is Reset state.


Case-3 when $S=1, R=0$



$$\text{So, } Q_{n+1} = 1 \quad \overline{Q_{n+1}} = 0$$

So, output is in set state.

S-R Flip-Flop using NANDs :- (8)




Truth Table ~~(For both NOR and Nand)~~ (SR) FlipFlop

clock	S	R	Q_{n+1}	\bar{Q}_{n+1}	State
0	X	X	Q_n	\bar{Q}_n	hold (No change)
1	0	0	$0(Q_n)$	$0(\bar{Q}_n)$	hold (when $Q_n=1, \bar{Q}_n=0$)
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	1	1	Invalid or Not allowed (NA)

Working or Operation :-

Case-1 ~~clock~~ clock=1, S=0, R=0 (Let $Q_n=1, \bar{Q}_n=0$)




So,
 $Q_{n+1} = Q_n = 1$
 $\bar{Q}_{n+1} = \bar{Q}_n = 0$

so, this state is hold state.


Case-2 clock=1, S=0, R=1

9




So, $Q_{n+1} = 0$
 $\overline{Q}_{n+1} = 1$ so, output = 0 so, Reset state.

Case-3 clock=1, S=1, R=0



So, $Q_{n+1} = 1$
 $\overline{Q}_{n+1} = 0$ so, output = 1 so, Set state.

Case-4 clock=1, S=1, R=1



Since $Q_{n+1} \neq \overline{Q}_{n+1}$
 And here $\overline{Q}_{n+1} = 1$
 $Q_{n+1} = 1$


So, Invalid state or NA (Not allowed state)

8C

15/05/2018

* Stepper Motors


100% Important



Wave drive Full step drive Half step drive


Wave drive				Full step drive				Half step drive			
A	B	C	D	A	B	C	D	A	B	C	D
1	0	0	0	1	1	0	0	1	0	0	0
0	1	0	0	0	1	1	0	1	1	0	0
0	0	1	0	0	0	1	1	0	1	0	0
0	0	0	1	1	0	0	1	0	1	1	0
<hr/>				<hr/>				<hr/>			
1	0	0	0	1	1	0	0	0	0	1	0
								0	0	1	1
								0	0	0	1
								1	0	0	1
<hr/>				<hr/>				<hr/>			
								1	0	0	0

I/O pins



Communication Systems

Basic Block diagram



Information may contain human voice, picture, code, data, music etc

Transmitter is a collection of electronic circuits to convert the information source into a suitable signal for transmission over a given communication channel. The messages have to be processed before transmission & converted into electrical signals.

Communication channel $\begin{cases} \rightarrow \text{Line Communication} \\ \rightarrow \text{Radio} \end{cases}$

Line communication use pair of wires that carry signals from one end to another. Communication is also done by using Co-axial cables or fiber optic cable. hence use of physical wires or conductors b/w transmitter & receiver is referred to as Line Communication.

Radio Communication: is a wireless communication, requiring no physical wires b/w transmitter & receiver.

free space or air. hence it requires two antennas, one at transmitter & another at receiver end.


The transmitter transmits the signal using transmitting antenna into free space. The receiver picks up the signal by means of receiving antenna.

Noise :- Noise is undesirable electrical energy that enters the communication system. Noise can be natural or man-made. Natural noise is produced in nature eg lightning during rainy season. Man made noise is the noise produced by electric ignition system of car etc.

Receiver :- is a collection of electronic ckt to convert the signal back to the original information.

Amplitude Modulation

Amplitude of a carrier signal is varied in accordance with message signal (modulating signal) keeping frequency & phase constant.



Equation of an AM signal

Instantaneous value of modulating signal

$$v_m = V_m \sin \omega_m t$$

$$V_m = \text{Max amplitude}$$

$$v_m = \text{instantaneous amplitude}$$

$\omega_m = \text{angular frequency} = 2\pi f_m$

$f_m = \text{frequency of modulating signal}$

Instantaneous value of carrier signal is

$$V_c = V_c \sin \omega_c t$$

$V_c = \text{max amplitude}$

$V_c = \text{instantaneous amplitude}$

$\omega_c = \text{angular frequency} = 2\pi f_c$

$f_c = \text{frequency of carrier signal}$

$$V_{AM} = V_c + V_m \sin \omega_m t = V_c + V_m \sin \omega_m t$$

Modulation Index: is ratio of modulating signal voltage to carrier signal voltage

$$m = \frac{V_m}{V_c}$$

Modulation index $\rightarrow 0$ to 1

Percentage Modulation: $m \times 100 =$

Frequency Spectrum of the AM wave

$$\rightarrow V_{AM} = V_{AM} \sin \omega_c t$$


$$V_{AM} = (V_c + V_m \sin \omega_m t) \sin \omega_c t \quad \%$$

Since $m = \frac{V_m}{V_c}$

$$V_{AM} = (V_c + m V_c \sin \omega_m t) \sin \omega_c t$$



$$= V_c \sin \omega_c t + \frac{m V_c}{2} \sin \omega_m t \sin \omega_c t$$

LVDT (Linear Variable Differential Transducer)




LVDT has a primary coil connect to the AC source. It has two secondary coils which have the same number of turns ES_1 & ES_2 . When the core is moved btw the primary & secondary coils, electric field is induced. The $E_{out} = ES_1 - ES_2$.


10



$ES_2 > ES_1$
 $E_{out} = -ve$



$ES_1 = ES_2$
 $E_{out} = 0$



$ES_1 > ES_2$
 $E_{out} = +ve$



5

10 (a) FM

AM

(i) $V = A \sin(\omega_c t + m_f \sin \omega_m t)$ - $V = V_c (1 + m \sin \omega_m t) \sin \omega_c t$


(ii) Modulation index value is either one or more than one - Modulation index is always 0 to 1

(iii) Bandwidth of FM is proportional to modulation index - B.W of AM signal is twice the modulating frequency
 $B.W = 2f_m$

(iv) Transmitted Power is independent of modulation index - Power is dependent on modulation index
 $P_t = P_c (1 + \frac{m^2}{2})$

Frequency Modulation

In frequency modulation, the instantaneous frequency of the carrier wave is varied in accordance with the signal to be modulated keeping amplitude constant.



instantaneous frequency of an FM wave is given as

$$f = f_c (1 + k V_m \cos \omega_m t)$$

$f_c \rightarrow$ unmodulated carrier frequency

$V_m \cos \omega_m t \rightarrow$ instantaneous modulating voltage

Maximum deviation δ is given by

$$\delta = k V_m f_c$$

Instantaneous amplitude of the FM is given

$$V_{FM} = A \sin [F(\omega_c, \omega_m)]$$

$F(\omega_c, \omega_m) \rightarrow$ function of ω_c & ω_m

$$= A \sin \theta \quad \text{where } \theta = F(\omega_c, \omega_m)$$

we know that

$$\theta = \int \omega \cdot dt = \int \omega_c (1 + k V_m \cos \omega_m t) \cdot dt$$

$$= \omega_c \left(t + \frac{k V_m \sin \omega_m t}{\omega_m} \right)$$

$$= \omega_c t + \frac{k V_m \omega_c \sin \omega_m t}{\omega_m}$$

$$= \omega_c t + \frac{k V_m f_c \sin \omega_m t}{f_m}$$

$$= \omega_c t + \frac{\delta}{f_m} \sin \omega_m t$$

$$= \omega_c t + m \sin \omega_m t$$

modulation index $m = \frac{\delta}{f_m}$

$$V_{FM} = A \sin (\omega_c t + m \sin \omega_m t)$$

Platinum wire

Thermistor :-

- It is a contraction of term 'Thermal-Resistor'.
- It is a two terminal semiconductor slab whose resistance decreases with temperature i.e. Negative temperature coefficient [NTC].
- Materials used are oxides of Cobalt, Ni, Cu, Fe, Uranium and Manganese.

Principle of operation

The resistance of Thermistor is given as


$$R = R_0 \exp \left[\beta \left(\frac{1}{T} - \frac{1}{T_0} \right) \right] \quad \text{--- (1)}$$

where R_0 = resistance at T_0 (K)


$R =$ Resistance at T (K) ⑥
 $\beta =$ constant determined experimentally.

→ For large values of T , eqⁿ ① is approx
as,


$$R = R_0 \exp\left(\frac{\beta}{T}\right)$$

→ Symbol is → 


→ Resistance vs temp. characteristics of thermists



→ Different types of Thermistors are :-



(a) Bead Type



(b) Probe.

