CMR	action 'E' in						77		1	CMP1"
INSTITUTE OF		USN						- -		7
TECH	NOLOGY		amont Toot II	- 00	t 2019		-			
		The state of the s	sment Test II		2010	T	Code:	T	7EE5	3
Sub:	POWE	R ELECT			T	1 1	Section	1	a D	\neg
Date:	14/10/2019 Duration:		Max Marks:	50	100	V :		A	& B	-
	No	te: Answer	any five FUI	L Que	stions	+ Good	luck!			1
1	Sketch neat figures	wherever r	necessary. An	swer to	the poil	i. Good	· · · ·		BE	1
1							Mark	s co	RB	T
1) With necessary waveforms		ewitching char	acterist	ics of an	IGBT.	[5]	C02	L2	
1 (Order of the Control		002		-
-	(b) Discuss the importance of providing isolation of gate and base drive from						[5]	CO2	LI	
4	power circuit and explain to	wo methods.	ALCOHOL: MAKE					000	L2	200
2	(a) Explain the anti saturation	control of B.	JT.		9.		[5]	CO2	LZ	-
in its of anti-saturation control has supply voltage 500V,							1			
		11 - 2 5W	VAT = UXV	V DC 13	sall v.	, , ,		CO2	LI	1
		:- 15V DR	= 1 /(/ and 1) - IU.	1 1114/		1	002		1
	current without clamping	ii) collecto	r clamping v	onage a	and my	concete				
	current with clamping. a) Explain the V-I characterist	in of SCP	Also define:	i) Holdi	ing curre	nt and ii) [5]	CO3	L2	\Box
3 (ics of ser.	Also deline .	.,			[5]	COS	L2	-
-	Latching current Explain the different method:	of trigger	ing thyristor				[5]	CO3	L	2
(1	Explain the different means.	الم المام	rive on evnre	ssion fo	r anode	current c	of	+	1	
4 (a	With the help of two transistor a thyristor and explain why g	or model, do	s control over	the dev	vice once	thyristo	or [10]	CO	3 L	.1
		ate loses it	s contact over							
1500	is turned on For the SCR shown in the fi	oure has a	latching curr	ent of	20mA a	nd is fire	ed			
5 (a)	by a pulse width of 50 µs. I	Determine	whether the	SCR tu	ırn on o	r not a	nd	1	1	1
	comment on the result obtained	ed						1	-1	
	,		2(t)						1	/
							1	1	1	1
- 1			·	`			1	\		
1	THE RESIDENCE OF STREET			30.5	H		ines ex	[5]	CO2	L2
T.				3						
	100V T									
			3	201	2_		1100		- 1	1
			']	,						
									-3	
(b)	Ten thyristors are used in str	ing to with	stand a DC v	oltage	of Vs =	18kV. 7	The			
(0)	leakage current and	d reverse re	ecovery charg	ge aime	rences o	t myrist	015			
	are 12mA and 150µC res	pectively.	Each thyris	tor ha	s volta	ge shar	ing		1	1
-	resistance of 60kΩ and capac	itance of 0.	.6μF. Determ	ine:			1000	5] C	03	L2
	i. The maximum steady	state volta	ge sharing				1			
	ii. Steady state voltage d	erating fac	tor							
	iii. The maximum transie	nt voltage	sharing							
-	iv The transient voltage	derating fa	ctor							
6	With neat circuit diagram and	waveform	explain the	workin	g of UJ	T trigger	ring	101 0	203	L2
-	of of	SCB								

 (a) Design the values of di/dt inductor and RCⁿ snubber circuit components for SCR working in a 230V system. Given di/dt rating is 90A/μs and dv/dt rating 200V/ μs. 	The second of th	CO3	L2
(b) A string of SCRs are connected in series to withstand a dc voltage of 15k. The maximum leakage current and recovery charge difference of thyristor a 10mA and 150μC respectively. If the maximum steady state voltage sharing 1000V. Calculate i) steady state voltage sharing R for each thyristor transient voltage capacitance. Assume DRF = 0.2 for both condetends.	is [5]	CO3	L2
8 Explain the VI characteristics of DIAC and TRIAC with circuit diagram	[10]	CO3	L2


72

ALL THE BEST ***


Isolation of gate and base drives:-

Need for isolation:

why irolation is required 16/10 the To understand and control terminals of a semiconductor switch, consider 1¢ bridge inverter circuit shown triggering source below,



* There are four MOSFETS MI, M2, M3 and M4 and logic circuit Agenerate four pulses. * To tun -on MI, GI should be more tre wirt S, so that VG181 > VT and similarly to tun-on M3, Gg should be * Therefore it is clear that, each derice should have gets source terminal as reference and not a common * So when there is no common datum nade for control point (ground) as reference input of all the semi-conductor devices in converter, we need to insolate the control signal grom the control terminals.



Opto-couplers combine on infrared LED and a silicon

1) Opto-couplers combine on infrared LED and a silicon

1) Opto-couplers combine on infrared LED and a silicon

1) Input is given to ILED and of is taken from

1) Input is given to ILED and then applied to

1) This signal is amplified and then applied to

1) This signal is amplified and the semiconductor device to

1) controlled.

1) be controlled.

pholo - transiston 4) gate isodation circuit in shown below, Optocoupler Logic 1 V_{g1} Ly the time (2 to 5 µ3) and turn off time of shorto-transistors are very small. 4) this method of isolation requires additional amplifier in the control circuit.

The twos ratio,
$$\frac{N_2}{N_1} = \frac{I_C}{I_B} = \beta.$$

The transistor can be turned-off by applying -re pulse thro RC circuit.

* Additional circuitry is required to discharge (, drawback)

Anti saturation Control:


Hard saturation:

=> When excess base current is given it increases the storage time which in turn increases the storage time which in switching is pred.

Such excess base drive is called hard saturation. Therefore transistors must be operated in quasi saturation i.e the base current must be given the carriers which are current must be given the transistor in just sufficient to drive the transistor in just saturation (quasi saturation)

- => This can be achieved by clamping the collector emilter voltage to a speedermined level
- -> A circuit with such clamping action is.

 Finown as. Barus clamp



Initially diode D2 is not forward biased,

bcoz transistor is not turned on,

bcoz transistor is not turned on,

The base current without clamping


I, = IB (bcoz I2 =0)

IB = VB - Vd1 - VBE - 0

RB.


and corresponding Ic, = BIB - 1

Once collector current rises, branis tor is turned on and clamping takes place, VCE = VBE + Vd, - Vd2 . - 3 load current, JL = VCC - VCE 3°n (3) IL = Vcc - VBE -Vd, + Vd2 Rc. and corresponding Ic = BIB = B(I,-I2) Ic = B (I, -Ic+IL) Ic = BI, BIC+BIL $Ic+\beta Ic = \beta(I_1+I_L)$ $Ic = \left(\frac{\beta}{1+\beta}\right)I_1+I_L$



Scanned with CamScanner

1. Forward Blocking Ly When A is made the wort K, the junctions I and Discord biased - junction 12 is neverse thyristor is in off state and the leakage current is known as off-state ament ID. 1 (1) forward volt drop IL- latching current IH - holding awent YBO- forward breakerer vortage. Forward Conduction Mode: If the anode to cathode voltage VAK is increased to a sufficiently large value called forward breakdown of sufficiently the reverse biased jon T2 breaks down voltage VBO, (aralanche breakdown occurs). Since all other two joens (J1 and J3) are already forward biased, there is gree movement of carrier across all 3 jens, resulting in large forward anode current. the device is said to be in conducting on on - state.



Scanned with CamScanner

the anode current must be more than a value (3) known as latching current I to maintain the device in on state, otherwise the device reverts to blocking state if VAK is reduced.

ATCHING CURRENT IL:
> minimum anode current required to maintain the shyriston in on state, immediately after a stry riston has been turned on and the gate thyriston has been removed.

signal has been removed.

Once the thyristor is completely tuned on, gate continues to conses the control i.e the device continues to conduct irrespective of gate rignal.

However if anode current is reduced below around Is holding current IH (depletion region develops around Is due to reduced no of carrier), thyriston goes back to blocking state to order of mA and is should Holding current is the order of mA and is should be always less than latching current.

i.e IHLIL

HOLDING CURRENT IH:

-> minimum anode current to maintain thyriston in on state below which the device goes to off state

Requirement of gate voltage:

* The thyristor can be turned on by increasing

VAK beyond VBO, but that could be destructive.

Vak beyond VBO, but that could be destructive.

Usually, thyristor is turned on by applying +ve roltage

Usually, and cathode (keeping VAK below VBO).

Two Transister Model of Thyristor.

* A thyristor can be considered as two complementary

thanksloss (PNP and NPN) connected together.

p

In

IB1 = Ic2

A

IC1

A

IG

IG

IB2

A

K.

HYRISTOR TURN-ON METHODS * A thyristor is turned on by increasing the anode current which can be accomplished in one of the following methods. 1. Thermal or temperature triggering 2. Light triggering 3. High rollage on forward voltage triggering. 4. dv/dt triggering 5. Gate triggering. When the device is in forward blocking mode,

most of the applied voltage appears along with


neverse biased junction J2 - this voltage along

leakage misent will increase leakage current will increase the temperature. This results in increase in electron-hole pairs, which increases the leakage current. As a result d, and do increases - due to regenerative action dital approaches unity and the device may be This type of two on may cause thermal run-away and is hence normally oroided. If light is allowed to strike join of thyristor, electron-hale pair 19 and the derice may be turned Light Triggering:

tor light triggered SCRs a recers is made in the inner p dayer, as shown below, LIGHT J3 when the intensity of this light thrown, exceeds certain value, forward biased 9cR is turned on.
Such a thuristic in a second of the second of Such a thyriston is known as LASCR (Light Activated SCR) Forward / High Voltage Triggering: If the forward anode to cathode VAX voltage is greater than forward breakdown voltage VBO, supplicient leakage current glows to initiale segenerative turn-on. This type of turned-on is destructive and should be with high rate of rise of the anode to cathode voltage is high, the charging current of the junction capacitances are sufficient enough to two on the thyristom.

High value of charging current may damage the device.


High value of charging current may damage the device. dv/dt trigging:therefore device must be protected against high dy'dt Gate (current) triggering :when the thyriston is forward biased, the injection of gate current by applying the gate voltage b/cu the gate and cathode terminals strong on the thyristor.



```
In general, for a
                                     Ic= BIB+ IcBO
             Ic = XJE+ ICBO.
       where Ic - collector ament
              IE - emitter curent
            Icso - leakage current of cs junction
 Current gain, and Ic
 Consider
         transitor Q, Ic= Ic1, IE= IA, ICBO = ICBO1.
          Ic1 = d, IA + I CBO1.
 similarly gon transister az,
               Ic= Ic2 , JE = IK , ICBO = ICBO2
            Ic_2 = \varkappa_2 I_K + I_{CBO_2} \qquad \dots
  Referring to the digure,
            IA = Ic1 + Ic2 .....
               = d, IA + d2 IK + ICBO1 + ICBO2 .... 6
  Also, IK = IA + IG, ....
   6 in 6 and simplifying,
       IA = dIA + d2 [IA+IG] + ICBO, + ICBO2
            = d, IA + d2 IA + d2 IG + I CBO, + I CBO2
   IA - IA (21+42) = 22 IG+ ICBO;+ ICBO2.
        IA (1-(x1+x2)) = x2 IG + ICBO, + ICBO2
           IA = 02 IG + I CBO, + I CBO;
                       1-(01+02)
```

* The importance of gate current can be undustood from egr 8. M.K.T d, depends on OA varies with IA blog dry Ici and do varies with IK (IA+IG.)... (dry JA-JC2) Say if In is increased suddenly, (say from o to ImA IA will increase, which would further increase &, and & This increase in of and of further increases IA. 4) Therefore, there is a regenerative (+ve feedback) effect. when di+2 lends to be unity, the denominator equit approaches zero, resulting in large value of IA i.e thyristor turn on with a small gate current. The variation of current gain with emitter current is shown below. i.e the method of turning on a thyristor making x1+x2 to approach unity

The characteristics of thyristom are greatly influenced by junction capacitance



* when the thyriston is in , forward blocking state, a rapidly riving voltage across the device evould cause high current flow through the junction capacitoss.

Let 132 be the current thro Cj2.

$$i_{j_2} = \frac{d(q_{j_2})}{dt}$$


$$= \frac{d(c_{j_2} \vee j_2)}{dt}$$


=
$$V_{j2} \frac{dC_{j2}}{dt} + C_{j2} \frac{dV_{j2}}{dt} = > C_{j2} \frac{dV_{j2}}{dt}$$
 (since C_{j2} in almost const)

this current will increase the emitter current of both Q1 and Q2 and as a result d1+d2 approaches writy and result in underivable turn-on of the thyristor.

Unijunction Transpistor (UIT) Ly three terminal, single junction - operated as a switch dinds its application in oscillators, timing circuits and SCR/TRIAC trigger circuits. E Ly Lightly doped N-type bor and heavity doped Pregion which forms the emitter terminal 4) RBB - seristance of N-type bar (4KD and 10KD) excitet b/w B, and B2 RBB is shoken up into two resistances, RB1 - resistance from B1 to emitter (4KD down to 10.D)

RB2 - " from B2 to " * When emitter diode is severe biased, a very small emitter current glows i.e RB, is high \(\sigma 4K.D. and device emitter current glows i.e RB, is high \(\sigma 4K.D. and device \) * When emitter diode is forward biased, RB, is low allowing emitter current to glow readily and device is in on state.






DIAC (Bi-directional Diode) * A DIAC in a two electrode, bi-directional avalanche diode which can be switched from off state to on state for either polarity of applied voltage. DIAC - diode that can work on ac The device conducts in both the directions i.e

The derice conducts in both the directions i.e when T1 is the wirt to T2 on T2 is the wirt T1 the derice conducts once the voltage crosses breakover voltages.

```
2 b) Ycc= 500V. Rc= 5-2, Vd1 = 3.5V, Vd2 = 0.8V
      VBE (sat) = 0.7 V VB = 15 V. RB = 1.2-1, B=10
       collector curent without o clamping:
              J_{B} = V_{B} - V_{BE} - V_{d}, \Rightarrow J_{1}
R_{B}
                   = 15 - 0.7 - 3.5 \Rightarrow 9A
                Ic = 10×9 => 90A . Ic = 90A
    ii) collector clamping voltage:-
                   VCE = VBE + Vd, -Vd2
                       0.7+3.5-0.8 => 3.44
                        V(E = 3.44)
             collector curent with clamping,
                 \underline{IC} = \begin{pmatrix} B \\ 1+B \end{pmatrix} \begin{pmatrix} \underline{I}_1 + \underline{I}_L \end{pmatrix} ; \underline{I}_1 = \underline{IB} \Rightarrow A .
                 IL = \frac{\sqrt{cc - \sqrt{c}}}{Rc} \Rightarrow \frac{500 - 3.4}{5} \Rightarrow 99.32 A
                IC = \frac{10}{11} (9 + 99.32) \Rightarrow 98.474
```



Scanned with CamScanner

