


Internal Assessment Test - II

Sub:	DIGITAL SYSTEM DESIGN						Code:	18EE35	
Date:	15/10/2019	Duration:	90 mins	Max Marks:	50	Sem:	3rd	Branch:	EEE
Answer Any FIVE FULL Questions									
							Marks	OBE	
								CO	RBT
1	(a) Describe the working principle of SR Flip-flop with its truth table. (b) Distinguish between Flip-flop and Latch.						7+3=10	CO3	L2
2	(a) With a neat logic diagram describe the working of D flip-flop with truth table and derive the Characteristics Equation. (b) Distinguish between combinational circuit and sequential circuit.						6+4=10	CO3	L2
3	Explain the working of Master slave JK Flip-flop with waveforms and functional table (truth table) and show how the race around is overcome.						10	CO3	L4
4	(a) Analyze the role of SR Flip-flop in switch debouncer circuit. (b) Compare between Synchronous and Asynchronous sequential circuit with valid points.						7+3=10	CO3	L4
5	(a) Illustrate the significance of triggering in flip-flop and mention various methods for triggering. (b) Complete the output waveform for the following combination of SR Flip flop. Consider initial condition as 0.						5+5=10	CO3	L3
									
6	Explain the operation of T Flip-flop with truth table. Derive the Characteristics table, Characteristics Equation and Excitation table for T flip flop.						10	CO3	L4

Answers:

1. a) Describe the working principle of SR Flip-flop with its truth table.

Ans: The logic symbol of SR flip-flop using NAND gates are given below.

Logic Diagram of SR flip-flop using NAND gates.

TT (Truth Table)

clk	S	R	Q_n
0	X	X	Q (No change)
↑	0	0	Q (No change)
↑	0	1	0 (RESET)
↑	1	0	1 (SET)
↑	1	1	X (Invalid)

Operation/working:

Case (i): When, $cp = 0$ means, no clock pulse is applied, then input will not effect the circuit so memory (Q) element will be shown at the op ($Q_n = \text{next state}$) means 'no change' i.e 1st row of Truth Table.

Case (ii): When, $S = R = 0$ and $cp = 1$ means clk pulse is applied then again like SR gated latch at op it will show No change i.e $Q_n = 0$. This indicates 2nd row of Truth Table.

Case (iii): When, $S = 0, R = 1$ & clock pulse is applied then at op RESET ($Q_n = 0$) condition will be reflected. This indicates the 3rd row of TT.



Case (iv): When, $S = 1, R = 0$ & clock pulse is applied then at op it will show 'SET' ($Q_n = 1$) condition. This indicates the 4th row of TT.

Case (v): When, $S = R = 1$ & clock pulse is applied then at op it will show undefined or invalid which indicates 5th row of TT.

(b) Distinguish between Flip-flop and Latch.

Latch	Flip-flop
① It does not require clock signals.	① A flip-flop have clock signal.
② A latch is an asynchronous device.	② A flip-flop is a synchronous device.
③ Latches are transparent device i.e. when they are enabled, the o/p changes immediately if the i/p changes.	③ Here the change in o/p is determined by the transition of clock signal from low to high or high to low.
④ It is level sensitive device.	④ It is level as well as edge sensitive device.
⑤ These are simpler to design as there is no clock signal.	⑤ These are more complex to design as they have clock signal and it has to be routed carefully.
⑥ The operation of the latch is faster as they don't have to wait for any clock signal.	⑥ Flip-flops are comparatively slower than latch due to clock signal.
⑦ The power requirement of a latch is less.	⑦ Power requirement of a flip-flop is more.
⑧ A latch works based on the enable signal.	⑧ A flip-flop works based on the clock signal.

2. (a) With a neat logic diagram describe the working of D flip-flop with truth table and derive the Characteristics Equation.



Logic Symbol

$$\bar{S} = D \cdot \text{clk}(cp) = \bar{D} + \bar{\text{clk}}$$

$$\bar{R} = \bar{D} \cdot \text{clk}(cp) = \bar{D} + \bar{\text{clk}} = D + \bar{\text{clk}}$$

Working/operation:

Case(I):

Truth Table (TT)

CP	D	Q _n
0	x	Q = 0 (let) → NC
↑	0	0 (RESET)
↑	1	1 (SET)

Characteristic Table:


D	Q	Q _n
0	0	0
0	1	0
1	0	1
1	1	1

} RESET
} SET

Excitation Table:

Q	Q _n	D
0	0	0
0	1	1
1	0	0
1	1	1

Plotting Q_n in k-map:



$$Q_n = D$$

→ characteristic equation of D FF.
So Q_n function follows D i/p at positive going edge of the clock pulse.

(b) Distinguish between combinational circuit and sequential circuit.

Combinational Circuits	Sequential Circuits
<p>(i) In these circuits, the output variables are at all times dependent on the combination of i/p variables.</p>	<p>(i) In these circuits, the output variables depend not only on the present input variables but they also depend upon the past history of these input variables.</p>
<p>(ii) Memory unit is not required in these circuits.</p>	<p>(ii) Memory unit is required to store the past of input variables in these circuits.</p>
<p>(iii) These are faster in speed because the delay between input and output is due to propagation delay of gates.</p>	<p>(iii) These are slower than the combinational circuits.</p>
<p>(iv) These circuits are easy to design.</p>	<p>(iv) These circuits are harder to design.</p>
<p>(v) <u>Example</u>: Paralleled Adder</p>	<p>(v) <u>Example</u>: Serial Adder.</p>

3. Explain the working of Master slave JK Flip-flop with waveforms and functional table (truth table) and show how the race around is overcome.




fig. shows the JK master slave flip flop. which consists of 2 flip-flops named as one is Master another is slave. Slave always follows Master. Both the flip-flops are positive level triggered but an inverter is connected to the clock input of the slave flip-flop which forces it to trigger at the negative level. Therefore, the information present at the J and K inputs is transmitted to the Q of master flip flop on the positive clock pulse and it is held there until the negative clock pulse occurs, after which it is allowed to pass through to the output of the slave FF means slave flip-flop uses the SR input at the negative clock pulse to determine its Q state Q and \bar{Q} .


Case(I): When, $J=K=0$, the Q of master remains same at the +ve clock. Thus the Q of slave also remains same at the -ve clock.

	TT		
	clk	J K	Q_n
(I)	\downarrow	0 0	Q (No)
(II)	\downarrow	0 1	0 (RESET)
(III)	\uparrow	1 0	1 (SET)
(IV)	\downarrow	1 1	\bar{Q} (Toggle)

Case(II): When, $J=0$ & $K=1$, the master resets on the +ve clock. The high \bar{Y} Q of master goes to the R i/p of the slave. So, at -ve clock slave resets, again copying the action of the master.

Case(III): When, $J=1$ & $K=0$, the master sets on the positive clock. The high Y Q of master drives the S i/p of the slave, so at -ve clock slave sets, copying the action of master.

Case(IV): When, $J=K=1$, master toggles on the positive clock and slave then copies the Q of master on the negative clock.



In JK flip-flop as we know, at $J=K=1$ condition, a continuous toggling is happening at the output side which is known as "race around condition". This condition can be avoided by using three methods as

- i) Keeping propagation delay higher than clock period.
- ii) Using of edge triggered clock pulses for the operation.
- iii) Using Master Slave flip-flop.

However, from the above timing diagram it is clearly seen that at $J=K=1$ condition, there is no chance of toggling at the output as master flip-flop works at positive level triggered clock pulse and slave flip-flop works at negative clock pulse simultaneously. So by using the master slave flip-flop we can avoid this race around condition at $J=K=1$ condition.

4. (a) Analyze the role of SR Flip-flop in switch debouncer circuit.

Ans. In a digital system, usually push button keys are used as a interfacing key. When these push button keys are pressed, then it bounces a few times, means closing and opening of the contact are randomly changed before providing a steady reading. So reading taken during this bouncing period may be faulty. This problem is known as key debounce which is undesirable and it must be avoided.

(a) Circuit diagram of a push button switch connected to a voltage source V . The switch has contacts A and B. (b) Timing diagram showing the voltage signals V_A and V_B over time t . The signals show a steady state followed by a period of high-frequency oscillations (bouncing) when the switch is pressed.

fig 1 Effect of key debounce.

One way to avoid key debounce problem is to use SR latch. The circuit which is used to avoid key bounce with SR latch is called a switch debouncer. Here,




Fig 1(a), shows a switch which is connected to B terminal so, B is 1 and A is 0. When it moves from B to A then during Δt time period it will bounce and a toggle condition is occurred.

So two pull down resistors are connected across the i/p terminal of SR latch as shown in Fig. 2.

When key is at position A then $S=1$ and $R=0$ mean V. When transition happens between A to B then

Fig 2. Switch debouncer




Fig: Switch debouncer o/p

it will take some time (let n sec.). During that time position A and B both are in high impedance state (means low current will flow). Due to these resistors (pull down) these high impedances are pulled down to zero. So whenever the contact point is in between A and B then i/p of SR latch will be zero which will maintain the steady state o/p of the latch.

(b) Compare between Synchronous and Asynchronous sequential circuit with valid points.

Synchronous Circuits	Asynchronous Circuits
<p>(i) In these circuits, memory elements are clocked flip-flops.</p>	<p>(i) In these circuits, memory elements are either unclocked flip-flops or time delay elements.</p>
<p>(ii) Here, the change in input signals can affect memory element upon activation of clock signal.</p>	<p>(ii) Here, the change in input signals can affect memory element at any instant of time.</p>
<p>(iii) The maximum operating speed of clock depends on time delays involved.</p>	<p>(iii) Because of absence of clock, these circuits can operate faster than synchronous circuits.</p>
<p>(iv) Easier to design.</p>	<p>(iv) More difficult to design.</p>


5. (a) Illustrate the significance of triggering in flip-flop and mention various methods for triggering.

Ans: The op of a flip-flop can be changed by bringing a small change in the input signal. This small change can be brought with the help of clock pulse or commonly known as a trigger pulse. When such a trigger pulse is applied to the i/p, the o/p changes accordingly and thus the flip-flop is said to be triggered.



Types of triggering method: There are two types of triggering method. These are →

- (i) Level Triggering.
- (ii) Edge Triggering.

① Level Triggering: Here the output state is allowed to change according to inputs when active level (either positive or negative) is maintained at the enable i/p. There are two types of level triggered latches: (a) Positive level triggered: The o/p of latch responds to the i/p changes only when its enable input is 1 (HIGH).




(b) Negative level Triggered: Here the o/p of latch responds to the i/p changes only when its enable i/p is 0 (Low).




② Edge Triggering: Here, the output responds to the changes in the input only at the positive or negative edge of the clock pulse at the clock input. There are two types of edge triggering. These are →

(a) Positive Edge Triggering: Here, o/p responds to the changes in the i/p only at the positive edge of the clock pulse at the clock input.




Positive edge triggered D FF




Positive edge triggering

(b) Negative Edge Triggering: Here, o/p responds to the changes in the i/p only at the negative edge of the clock pulse at the clock i/p.




Negative Edge triggered D FF



Negative Edge triggering

(b) Complete the output waveform for the following combination of SR Flip flop. Consider initial condition as 0.



6. Explain the operation of T Flip-flop with truth table. Derive the Characteristics table, Characteristics Equation and Excitation table for T flip flop.

with these functions

Ans: T flip-flop is known as "Toggle flip-flop". It is basically a single input version of JK flip-flop. This is a modified version of JK flip-flop that can be obtained by connecting both inputs J and K together. This flip-flop has only one input along with the clock input.

Fig: T flip-flop using NAND Gates.

Working / Operation:

Case (I): When, $T=0$ then $J=K=0$ and hence there is no change in the output. This is satisfying 1st row of TT.

Case (II): When, $T=1$, then $J=K=1$ and hence output toggles which is satisfying 2nd row of TT.

Truth Table (TT)

clk	T	Q_n (next state)
1	0	No change (Q)
1	1	\bar{Q}
0	x	No change

\Rightarrow

Characteristic Table

T	(Ps) Q	(Ns) Q_n
0	0	0 (No change)
0	1	1 (No change)
1	0	1 (Toggle)
1	1	0 (Toggle)

Excitation Table

Q	Q_n	T
0	0	0
0	1	1
1	0	1
1	1	0

from characteristic Table:

$$Q_n = Q\bar{T} + \bar{Q}T$$

↑
Characteristic
equⁿ of T FF

	T=0	T=1
Q=0	0 ₀	1 ₁
Q=1	1 ₂	0 ₃