

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--

18EE34

Third Semester B.E. Degree Examination, Dec.2019/Jan.2020 Analog Electronics Circuits

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Draw a double ended clipper circuit and explain the working principle with transfer characteristics. (10 Marks)
- b. Draw and explain the working of clamper circuit which clamps the positive peak of a signal to zero. (10 Marks)

OR

- 2 a. Derive the expression for stability factors S' and S'' for fixed bias circuit. (08 Marks)
- b. A voltage divider biased circuit has $R_1 = 39K\Omega$, $R_2 = 82K\Omega$, $R_C = 3.3K\Omega$, $R_E = 1K\Omega$ and $V_{CC} = 18V$. The silicon transistor used has $\beta = 120$. Find Q-point and stability factor. (07 Marks)
- c. Explain the operation of transistor as switch with suitable circuit and necessary waveforms. (05 Marks)

Module-2

- 3 a. State and prove Millers theorem. (06 Marks)
- b. Compare the characteristics of CB, CE and CC configurations. (06 Marks)
- c. For the collector feedback configuration having $R_F = 180K\Omega$, $R_C = 2.7K\Omega$, $C_1 = 10\mu F$, $C_2 = 10\mu F$, $\beta = 200$, $r_0 = \infty\Omega$ and $V_{CC} = 9\text{volts}$. Determine the following parameters:
i) r_e ii) z_i iii) z_o iv) A_v (08 Marks)

OR

- 4 a. Derive suitable expression to explain the effect of cascading of amplifiers on lower and upper cut off frequencies. (08 Marks)
- b. Derive equations for miller input capacitance and miller output capacitance. (08 Marks)
- c. A transistor in CE mode has h-parameters $h_{ie} = 1.1K\Omega$, $h_{re} = 2 \times 10^{-4}$, $h_{fe} = 100$ and $h_{oe} = 25\mu A/V$. Determine the equivalent CB parameters. (04 Marks)

Module-3

- 5 a. Derive expression for Z_i and A_i for a Darlington Emitter follower circuit. (10 Marks)
- b. Explain the need of a cascading amplifier. Draw and explain the block diagram of two stage cascade amplifier. (06 Marks)
- c. Write a note on cascade amplifier. (04 Marks)

OR

- 6 a. List the general characteristics of negative feedback amplifier. (04 Marks)
 b. A given amplifier arrangement has the following voltage gain $AV_1 = 10$, $AV_2 = 20$ and $AV_3 = 40$. Calculate the overall voltage gain and determine the total voltage gain in dBS. (08 Marks)
 c. For the voltage series feedback amplifier. Derive an expression for output impedance (Resistance). (08 Marks)

Module-4

- 7 a. Show that maximum efficiency of class-B push pull amplifier (power amplifier) circuit is 78.54%. (08 Marks)
 b. Explain the classification of power amplifier with a neat circuit diagram and waveforms. (07 Marks)
 c. A class-B push pull amplifier operating with $V_{CC} = 25V$ provides a 22V peak signal to 8Ω load. Calculate the circuit efficiency and power dissipated per transistor. (05 Marks)

OR

- 8 a. Draw the circuit of wein bridge oscillator and explain its operation. (10 Marks)
 b. With a neat circuit diagram and waveform, explain the working principal of crystal oscillator operating in series resonant mode. A crystal has the following parameters $L = 0.334H$, $C = 0.065pF$ and $R = 5.5K\Omega$. Calculate its resonant frequency. (10 Marks)

Module-5

- 9 a. With the help of neat diagram, explain the working and characteristics of N-channel JFET. (10 Marks)
 b. For a self bias JFET circuit, $V_{DD} = +12V$, $R_D = 2.2K\Omega$, $R_G = 1M\Omega$, $R_S = 1K\Omega$, $I_{DSS} = 8mA$, $V_P = -4$ Volts. Determine the following parameters: i) V_{GS} ii) I_D iii) V_{DS} iv) V_S v) V_G vi) V_D (10 Marks)

OR

- 10 a. With neat sketches, explain the operation and characteristics of n-channel depletion type MOSFET. (10 Marks)
 b. Derive expression for V_{GS} , I_D , V_{DS} , V_D and V_S for a voltage divider bias circuit using FET. (10 Marks)

* * * * *

Modification in Scheme and Solution

1 message

Dr. A.Manjunath <manjuprinci@gmail.com>
To: pmanjunath p <pmanjunathvtu@gmail.com>

Thu, Jan 9, 2020 at 10:21 AM

Good morning

The modification of scheme and solution in subject Analog Electronics circuits 18EE34 are

3.c.

$r_e = 11.21 \text{ ohms}$ -----1 marks

$I_B = 11.53 \text{ Microamps}$ -----2marks

$I_E = 2.32 \text{ milli amps}$ -----1marks

$A_v = -227.2$ -----2marks

$A_i = -47.53$ -----2marks

5.c. Award Marks for cascade amplifier

9. b. Full Marks may be awarded if student have solved the problem considering fixed bias circuit

10.b. Full Marks may be awarded if student have derived the expression for fixed bias circuit

Dr.A.Manjunatha

" APPROVED "



Registrar (Evaluation)

Visvesvaraya Technological University
BELAGAVI - 590018









[Signature]
Signature of Scrutinizer




Scheme & Solution




Subject Title : Analog Electronics Circuits

Subject Code : 18EE34

Question Number	Solution	Marks Allocated
<p>① a.</p>	<p style="text-align: center;"><u>Module-01</u></p> <p>The ckt shown is a double ended clipper, which is used to clip both (+ve) and (-ve) half cycle of the i/p among that the i/p is pure sinusoidal. $V_{in} = V_m \sin \omega t$</p> <p>The diodes D_1 & D_2 are ideal diodes.</p>  <p><u>During +ve half cycle of the i/p</u></p> <p><u>Case 1</u> : When $V_{in} < V_1$, both diodes are R.B $\therefore V_o = V_i$ (2M)</p> <p><u>Case 2</u> when $V_{in} > V_1$, D_1 becomes F.B & is ON, conducts & D_2 is R.B, is OFF. $\therefore V_o = V_1$</p> <p><u>During -ve half cycle</u></p> <p><u>Case 1</u> : when $V_{in} > V_2$, both diodes are RB $\therefore V_o = V_i$ (2M)</p> <p><u>Case 2</u> : when $V_{in} < V_2$, D_1 is R.B & is OFF D_2 is F.B & ON. $\therefore V_o = V_2$</p>  	<p>(10 Marks)</p> <p>(5M)</p> <p>(2M)</p> <p>(2M)</p> <p>(1M)</p> <p style="text-align: right;">"APPROVED" <i>[Signature]</i></p>

Question Number	Solution	Marks Allocated
b.	<p>The circuit which clamps the positive peak of a signal to a zero level is called as negative clamper. It consists of Capacitor, diode & resistor.</p> <p>During <u>+</u> half cycle D is forward biased to max V_m $\therefore V_{in} = V_m, V_o = 0$</p> <p>During <u>-</u> half cycle D is reverse biased & starts discharging to a time constant $\tau = RLC$</p>  <p>During <u>+</u> half cycle \rightarrow The diode is reverse biased.</p> 	<p>10 Marks</p> <p>(4M)</p> <p>3M</p> <p>(3M)</p>
2(a)	<p>(OR)</p> <p>fixed bias</p>  <p>Apply KVL to base & collector ckt</p> <p>$V_{BE} = V_{CC} - I_B R_B \rightarrow (1)$</p> <p>$V_{CE} = V_{CC} - I_C R_C$</p> <p>$S^I = -\frac{\beta}{R_B}$</p> <p>$S^{II} = \frac{dI_C}{d\beta} = \frac{I_C}{\beta}$</p>	<p>(08 Marks)</p> <p>(0.2M)</p> <p>(3M)</p> <p>(3M)</p>
(b)	<p>$R_{TH} = R_1 R_2 = 6.775 K\Omega$, $I_{CQ} = 2.28 mA$</p> <p>$V_T = \frac{R_2 V_{CC}}{R_1 + R_2} = 3.127 V$, $V_{CE} = 8.196 V$</p> <p>$I_B = \frac{V_T - V_{BE}}{R_{TH} + (1 + \beta) R_E} = 19 \mu A$</p> <p>$\therefore S = \frac{1 + \beta}{1 + \beta \left[\frac{R_E}{R_{TH} + R_E} \right]} = 9.372$</p>	<p>7 marks</p> <p>Each (0.2M)</p> <p>(1M)</p> <p>(1M)</p> <p>(1M)</p>


Question Number	Solution	Marks Allocated
C.	<p>cut-off characteristics</p>  <p>(1) o/p Base is 0V (2) $V_{BE} < 0.7V$ (3) B.E is R.B (4) B.C is K.B (5) Transistor is off (6) $P_c = 0$ (7) $V_{out} = V_{ce} = V_{cc} - I_c R_L$</p> <p>(3M)</p>	<p><u>5 marks</u> 2M</p>
<u>Module - 02</u>		
③ a.	<p>Statement - when an impedance Z is connected between the o/p (1) & o/p (2) terminals of a network which provides a voltage gain A_v.</p>  <p>$Z_1 = \frac{Z}{1-A_v}$, $Z_2 = \frac{Z A_v}{A_v - 1}$</p>	<p>(6 Marks) (3M)</p>
		<p>(3M) (6 Marks) Each (0.1M)</p>
b.	<p>Comparison of CB, CE & CC Configuration -</p>	
c.	<p>(i) $r_e = \frac{26mV}{2.32mA} = 11.21\Omega$, $I_B = (\beta + 1) I_B = 2.32mA$ (→2M)</p> <p>(iv) $A_v = \frac{v_o}{v_i} = -227.2$ (ii) $Z_o = R_F = 180K$ (→2M) (→2M)</p> <p>$A_i = -47.53$ ∴ $r_o R_F = 45K$ (→2M)</p> <p>(OR)</p>	<p>(8M)</p>
④ a.	<p>Cascading of amplifier</p> <p>(i) lower cut-off frequency $f_L(n) = \frac{f_L}{\sqrt{2^n - 1}}$</p> <p>(ii) higher cut-off frequency $f_H(n) = f_H \sqrt{2^{n/2} - 1}$</p>	<p><u>8 marks</u> (4M) (4M)</p>

Question Number	Solution	Marks Allocated
b.	<p>Miller o/p capacitance</p>  $C_M = (1 - A_v)C$	(4M)
	<p>Miller o/p capacitance</p> $I_o = I_1 + I_2$ $I_1 = \frac{v_o}{R_o} \quad , \quad I_2 = \frac{v_o - v_i}{X_C}$ $\frac{Z_o}{v_o} = \frac{X_C}{1 - 1/A_v}$ $X_{C_{M0}} = \frac{X_C}{1 - 1/A_v}$	(4M)
c.	$h_{tb} = h_{ie} / (1 + h_{fe}) = 10.89$ $h_{ob} = (h_{ie} h_{oe} / (1 + h_{fe})) - h_{re} = 2.22 \times 10^{-5} \text{ (M)}$ $h_{fb} = -h_{fe} / (1 + h_{fe}) = -0.99 \text{ (M)}$ $h_{ob} = h_{oe} / (1 + h_{fe}) = 0.24 \times 10^{-6} \text{ (M)}$	(4M)
	<p style="text-align: center;"><u>Module 03</u></p>	
5) a.	<p>Expression for Z_i & A_i for Darlington emitter follower.</p> $\beta_D = \beta_1 \beta_2$ $\beta_D = \beta^2$   <p style="text-align: center;">Darlington <u>Ckt</u></p> $Z_i = R_B + \beta_D R_E$ $A_i = \frac{\beta_D R_B}{R_B + \beta_D R_E}$	10 marks (5M) (5M)

Question Number	Solution	Marks Allocated
-----------------	----------	-----------------

b. When the amplification from a single stage amplifier is not sufficient for a particular purpose or when the o/p or i/p impedance is not of suitable magnitude for the intended application, two or more amplifier stages may be connected in cascade. In cascade, the o/p of a given stage is connected

6 Marks
(3M)




(3M)

$$A_V = \frac{V_{O2}}{V_{i1}} = \frac{V_{O2}}{V_{i2}} \frac{V_{i2}}{V_{i1}}$$

$A_V = A_{V1} A_{V2}$

c. Cascode Connection


4 marks



(2M)

The Cascode Connection consists of CE amplifiers. It gives the high o/p impedance of CE amp as well as the good voltage gain & high frequency performance of CE amp.

(4M)

Question Number	Solution	Marks Allocated
6 a	<p>→ Stabilize the gain.</p> <p>→ reduced the distortion</p> <p>→ Series negative feedback increases the o/p resist.</p> <p>→ Stabilize's operating point</p>	<p>6 Marks</p> <p>Each (0.1M)</p>
b	<p>$A_v = A_{v1} \times A_{v2} \times A_{v3}$</p> <p>$A_v = 8000$ — (4M)</p> <p>$A_{v1}(\text{dB}) = 20 \log 10 = 20$</p> <p>$A_{v2}(\text{dB}) = 26$</p> <p>$A_{v3}(\text{dB}) = 32$</p> <p>$\therefore A_v(\text{dB}) = A_{v1} + A_{v2} + A_{v3}$</p> <p>$A_{v(\text{dB})} = 78 \text{ dB}$ — (4M)</p>	<p>8 Marks</p>
c	 <p>output Resistance $R_{of} = \frac{R_o}{1 + \beta A_v}$</p> <p>$R'_{of} = \frac{R'_o}{1 + \beta A_v}$</p> <p>$R'_o = \frac{R_o R_L}{R_o + R_L}$ — (4M)</p> <p>$A_v = \frac{A_v R_L}{R_o + R_L}$</p>	<p>8 Marks</p> <p>(4M)</p>
<p><u>Module - 04</u></p>		
7 a.	<p>class B push pull amplifier ckt.</p>	<p>8 Marks</p> <p>(4M)</p>
	<p>Derivation of maximum efficiency</p> <p style="text-align: center;">78.5 %</p>	<p>(4M)</p> <p>7 Marks</p>
b.	<p>classification of power amplifiers</p> <p>with neat graph load line waveform</p>	<p>(0.2M)</p> <p>(5M)</p>
c.	<p>$I_m = 2.75 \text{ A}$</p> <p>$I_D = \frac{V_m}{R_L} = 1.7507 \text{ A}$</p> <p>$P_{dc} = 43.7675 \text{ W}$</p> <p>$P_{ac} = 30.25 \text{ W}$</p> <p>$P_{d/2} = 6.758 \text{ W}$</p> <p>$\eta = 69.11\%$</p> <p>$P_d = 13.517 \text{ W}$</p>	<p>5 Marks</p> <p>Each (0.1M)</p>

Question Number	Solution	Marks Allocated
	(OR)	
8 a.	Wien bridge oscillator circuit - (5M)	10 marks
	Explanation & operation - (5M)	
b.	Crystal oscillator circuit - (2M)	10m
	Explanation & operation of crystal - (4M)	(4M)
	$f_s = \frac{1}{2\pi\sqrt{LC}} = 1.0795 \text{ MHz}$	Each (1M)
	$Q = \frac{\omega L}{R} = 412.388$	(1M)
	$C_{eq} = 0.06103 \text{ pF}$	(1M)
	$f_p = \frac{1}{2\pi\sqrt{LC_{eq}}} = 1.114 \text{ MHz}$	(1M)
	<u>Module - 05</u>	
9 a.	N-channel JFET diagram - (5M)	10 marks
	Working & characteristics of JFET - (5M)	(5M)
b.	Given $V_{DD} = +12V, R_D = 2.2k\Omega, R_G = 1M\Omega, R_S = 1k\Omega$ (10 marks)	(10 marks)
	$I_{DSS} = 8 \text{ mA}, V_p = -4 \text{ volts}$ - Each	Each
	(1) $I_D = 8 \text{ mA}$ or 2 A (4) $V_{DS} = -5.6 \text{ V}$ (02 M)	(02 M)
	(2) $V_{GS} = -2 \text{ V}$	
	(3) $V_{GS} = V_S = I_D R_S = 2 \text{ V}$ (5) $V_D = 7.6 \text{ V}$	
	(OR)	
10 a.	N-channel depletion type MOSFET diagram - (4M)	10 marks
	Explanation & operation - (3M)	(3M)
	Characteristics - (3M)	(3M)
b.	Voltage divider bias of FET. ckt derivation - 5M	10 marks
	of $V_{GS} = V_G - I_D R_S$ - (1M) (Each 0.1M)	(1M)
	$I_{DQ} = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$ - (1M)	(1M)
	$V_{DSQ} = V_{DD} - I_D (R_D + R_S)$ - (1M)	(1M)
	$V_G = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD}$ - (1M)	(1M)
	$V_{DS} = V_{DD} - I_D (R_D + R_S)$ - (1M)	(1M)

APPROVED