

ľ



## Internal Assessment Test 1 – Sept. 2019

## Scheme of Evaluation



6 a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift\_reg.* Include the list of ports and port declarations. You do not need to show the internals. **2M** [6]



1. Declare a top-level module *stimulus.* Define *REG\_IN* (4 bit) and CLK (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl.* Connect the ports by ordered list. **2M** 2. Connect the ports in Step 4 by name. **2M**

b. Briefly Explain the trends in HDLs?

4 Points on Trends and Explain **4M**

[4]



- 1. Design and write a 4-bit Ripple Carry Counter(RCC) HDL top level module and test bench/stimulus block for the same top level module
- **Program For 4-bit ripple counter top level with necessary comments -5M**

 $\sqrt{2}$ Code for 4-bit Ripple Cassy Using Ift designed intries Using Module Ripple-casey ( g, CIK, reset); output  $[3:0]$  V; Input CIK, reset; Affo(quiot, clk, reset); **T\_ff**  $T-ff$  deff1 (  $q\{17, q\{01, nest\}}$ );  $F-ff$   $kff2$  ( $q(2), q(17),$  reset); tff3 (g[3], g[2], reset);  $T-ff$  $952$  $q_{s}$  $qvIJ$  $\psi$ endmodule  $\frac{1}{\sqrt{2}}$ Aqris  $\sqrt{q^{3}}$  $\frac{1}{10}$  $\mathfrak{g}$  $tffz$  $5551$  $Hpg$  $t$ ffo  $951$  $dffo$  $d.ffo$ dffo  $dffo$ Reset

**test bench/stimulus block for the top level module with necessary comments -5**

2. Design and write a 4-bit ripple carry adder HDL top level module and test bench /stimulus block for the same top level module.

**Program For 4-bit ripple carry adder top level with necessary comments -5M**



**Test bench/stimulus block for the top level module with necessary comments -5M**

 $\bullet$ 

## Example 5-9 Stimulus for 4-bit Ripple Carry Full Adder

```
// Define the stimulus (top level module)
module stimulus;
// Set up variables<br>reg [3:0] A, B;
reg C_IN;<br>wire [3:0] SUM;
wire C_OUT;
// Instantiate the 4-bit full adder. call it \texttt{FA1\_4} fulladd4 \texttt{FA1\_4}(SUM, C_OUT, A, B, C_IN);
// Set up the monitoring for the signal values
initial
begin
  \frac{5}{7} \text{monitor}(\text{finite}, "A = 8b, B = 8b, C_IR = 8b, --- C_OUT = 8b, SUM = 8b \setminus n", A, B, C_IN, C_OUT, SW) ;end
// Stimulate inputs
initial
begin
  A = 4'd0; B = 4'd0; C IN = 1'b0;
  #5 A = 4' d3; B = 4' d4;#5 A = 4'd2; B = 4'd5;#5 A = 4' d9; B = 4' d9;#5 A = 4'd10; B = 4'd15;#5 A = 4'd10; B = 4'd5; C_IN = 1'b1;end
endmodelle
```
## The output of the simulation is shown below.



3.Explain the typical VLSI IC design flow with the help of flow chart.

- VLSI IC design flow diagram **6M**
- Explanation **4M**

VLSI DESIGN FLOW. Design Specification: Requirements/demande of Customees Behavioural description: Architeche, need not think about how they are implemented in the Its. Its either an algoethm or the<br>plans of the requirements. Clets.  $\overline{3}$ requiter Transfer Logic RTL Besception the Hot desception Using Hor discustion desception model Waite Behavioural levell Gate level/ data flow). any  $\partial$ REG2 (Veing desception REG1  $a=b+c+d)$ mul To tems of Register ADDER  $REG3-$ 

The Hot desception is funchonally<br>4> Veeyred & Tested Using Tool Until this step the design flow is said to Pechnology - 45nm/90nm/180nm. device - Ferant Asic The fuether on process/derrem flow is<br>process dependent on Technology. 5) Synthesis Sunthesis: 15 a Process of Converting The  $\sqrt{2}$ Libeaux (built in modulies to Gate De level nettits Sunthesis does: Hol Library Tom: Translate, optimize R<br>desception marger design Translated P<br>Cell. C= asby Translated P<br>Ryntheir Syntheim<br>1 Gatelevel.<br>1 Netlist  $\begin{picture}(120,115) \put(15,115){\line(1,0){15}} \put(15,1$ 

6) Gate level nehlist<br>- 15 the file that "obtained from<br>Synthesis" - Its an Encypted file of the design<br>that will be Given to the fabercater Inductery 7) Vecepication 2 Justing can be cassied Until this we can consider the design as front end design flow 8) The next back end design is<br>placing the Gate livel netted is<br>placing the urput to the future<br>Routing there, Route and<br>leade layout. DRC (Design Rule 97 Layout 1/ Layout veeffiations (Layout Vs) (Then the layout's Electrical Veuped and Rule<br>Check (power & God Connection chip) Capacitive Locals

Typical data 3 Typical Design From 1) Specifications 2) Behaviousal front end desception Design Engineer 3) RTL description HOL P functional Vecepication EDA (Register Transfee Logic) 2 Iesting Randat HOLD is converted to Logic Gates/ff/Register/ Timing Constiaus Test Engineer 4) Gate level Neblist · bit file Bosical Veryication (Encypted the of 8 Testing design that will be Given to the Industry) 4 Automatic Place & Routel Floor plan) 5) Physical layout > Layour Vergeration Inplementation processes in Levels of design Lesign Flo **Scanned by CamScanner** 

A typical design flow for designing VLSI IC circuits is shown in Figure 1-1. Unshaded blocks show the level of design representation; shaded blocks show processes in the design flow.



4. What are the components of SR latch? Write Verilog HDL module of SR latch along with the test bench/stimulus block?

- components of SR latch—**2M**
- Verilog HDL module of SR latch **with necessary comments** —3M
- test bench/stimulus block **with necessary comments** ---5M

SR-Latch ି  $n_{1}$  $\circ$ change No  $\overline{S}$  $\Omega$  $\sqrt{ }$  $\sigma$  $\circ$  $\mathcal{V}$  $\circ$  $\lambda$  $\circ$  $\circ$  $\mathbf{r}$ Invalid  $\circ$  $\circ$  $\setminus$  $\sqrt{2}$ gbal state  $n2$ n2<br>a module to fealise a SR-Latch  $\overline{\mathcal{R}}$  $11$  Use SR-ex (O), Qbae, Sbae, Rbae); module Sbal, Rbar; input output Ou Bbae; Or Ques<br>mlichon mus (Instantiation)<br>mi (Or, Shae, Quee);<br>mi (Quae, Rhae, Q); // instantiation nand nil about Rbas, a); nand endmodule

Module stimules-ex M Name of stimules module in mes les Malaeg wires or elles "最小的话,你一点  $\sqrt{2}$ op of op of struck design le la design modu Wire ar, quar ; sling their platform req n-set, meset; I Instantion of the design module SRI (ar) about n-set, n-earet);  $S_{R-ex}$ 1 Behavioueal Block.  $lniha$ begin the  $\#$  monitor (flame, iset = % b) reset = % b g = %! n-Set, nreset, q); Set =  $0$  ; reset =  $0$ ;  $\#$ 10  $rest=1$ ;  $n$ eset=0  $\frac{1}{2}10$  $#10$   $\leq k \geq 1$ end  $\mathbb{E}[\mathbf{r}^{\top} \mathbf{r}^{\top}] = \mathbf{r}^{\top} \mathbf{r}^{\top} = \mathbf{r}^{\top} \mathbf{r}^{\top} \mathbf{r}^{\top}$ endnisdule.

5 a. Describe why Verilog HDL has evolved as popular HDL in digital circuit [4] design? **Any 4 Popularity of Verilog HDL 1 mark each- Total 4M** \* Verilog HDL I's a general-purpose hardware descript language. i.e casy to leave and casy to use. \* Syntax is Rimilar to the '' programming, where desogner's cortes 'c' programming Experience Will find it lasy to learn Verilag HDL. \* Verilog HDL allows different levels of abstraction to be mixed in the same model, such as switch level, gate level, RTL or Behavioral Code. \* Designer need to learn Only One language for stimulus and hierarchial desoign \* Most & the logic fourthers's bools Support Veril HDL. This masse it the language of choice for designe I The programming Language listerface (PLI) i'm a powerfi feature that allows the User to Write Custom 'c' Code to interact with the internal data structure of  $V$ enleg. Q Page 9  $\mathcal{L}$ 29 b. With a neat diagram discuss the components of Verilog HDL module. [6]

- Components of Verilog HDL Module **3M**
- Expalantion **3M**

A module in Verilog consists of distinct parts, as shown in Figure A module definition always begins with the keyword module. The module name, port list, port declarations, and optional parameters must come first in a module definition.Port list and port declarations are present only if the module has any ports to interact with the external environment. The five components within a module are: variable declarations, dataflow statements, instantiation of lower modules, behavioral blocks, and tasks orfunctions. These components can be in any order and at any place in the module definition. The endmodule statement must always come last in a module definition. All components except module, module name, and endmodule are optional and can be mixed and matched as per design needs. Verilog allows multiple modules to be defined in a single file. The modules can be defined in any order in the file.



6 a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift\_reg.* Include the list of ports and port declarations. You do not need to show the internals.2m

![](_page_17_Figure_3.jpeg)

1. Declare a top-level module *stimulus.* Define *REG\_IN* (4 bit) and CLK (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl. 2m* 2. Connect the ports in Step 4 by name.2m

a. module *shift\_reg(reg\_out, reg\_in,clk);* input [3:0] *reg\_in;*

input *clk; output reg\_out; ………………… ………………. endmodulec*

1 Declare a top-level module *stimulus.* Define *REG\_IN* (4 bit) and CLK (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl. 2m*

module *stimulus;* reg [3:0] *REG\_IN;* reg *CLK; wire REG\_OUT; shift\_reg srl (REG\_OUT, REG\_IN,CLK);*

*……………….*

*endmodule*

2.Connect the ports in Step 4 by name.**2m** module *stimulus;* reg [3:0] *REG\_IN;* reg *CLK; wire REG\_OUT; shift\_reg srl (.reg\_out (REG\_OUT), .reg\_in (REG\_IN),.clk(CLK));*

> *………………. endmodule*

b. Briefly Explain the trends in HDLs?

Points on Trends and Explain **4M**

Trends in HDL's

- \* The most popular trend Currently is to descript Prz Hot at an RTL level, because logic synthesis tools Can Create gate- level netlists from RTL level dearyon. Today, ATL design Continues to be Very Popular
- \* Venilog HDL is also being Constantly enhanced. to meet the needs of new venturation methodologies
- \* Then formal Ventitation and assestion cheveing techniques have Emerged.
- + formal Venfration applies formal mathematical techniques to Venify the Correctness of Venilog HDL descriptions and to Establish Equivalency between RTL and. gate-level netlists.

\* New Venfication languages have also gained roughed. alleptance. These languages Combine the parallel ism and hardward Constructs from HDI's with the Object Oriented nature of C<sup>++</sup>. \* For very high-speed and fiming-critical Cruits like mirro processors, the gate level netlist provided by logic

Ayrithen's bools is not Optimal. In buch Cases, designers often mix gate-level description directly into the RTL description to achieve aptimum results.

\* Another technique that is used for System - level. design it a roised bottom - up roethodology where the designers use lither Earlotting Verilog Her modules, basic building blocks, or Vendor- supplied love blocks to quittily bring up there loysters to imulation. This is done to reduce development contra and Coronpous design sochedules.