USN					



Internal Assessment Test 1 – Sept. 2019

Scheme of Evaluation


CMR Institute of Tech	YEARS *							
Department(s): Teleco								
Semester: 05	E CMRIT							
Subject: Verilog HDL	* CMR INSTITUTE OF TECHNOLOGY, BENGALURU. ACCREDITED WITH A+ GRADE BY NAAC							
Course Instructor(s): prof.Sophiya Susan S/prof.Sunil Kuamr H/Prof.Monika Singh.Prof.Jyoti M R								
Course duration: 01 Aug. 2019–25Nov. 2019								
Course Site: https://sites.google.com/a/cmrit.ac.in/sophiya-susan/home/courses								

Sub:	Verilog HDL					Sub Code:	17EC53	Branc	h: ECE	/TCE	
Date:	7/9/2019 Duration: 90 min's Max Marks: 50 Sem / Sec: V						0.		BE		
		·	-	VE FULL Questi					MARKS	СО	RBT
1	_			ole Carry Count he same top lev	-		level modul	e and	[10]		
		-		er top level wit			ments -5M				
	• test be 5M	ench/stimuli	us block for	the top level i	nodu	le with nec	essary comm	ents -			
2	Write a 4-bit the top level r	nodule.	-						[10]		
	 Program For 4-bit ripple carry adder top level with necessary comments -5M test bench/stimulus block for the top level module with necessary comments -5M 										
3	Explain the ty	pical VLSI	IC design	flow with the l	help	of flow cha	rt.		[10]		
		design flow ation 4M	diagram 6N	1							
4	What are the along with the compo		/stimulus b		erilo	g HDL mo	odule of SR	latch	[10]		
	_			with necessary necessary com	-		1				
5	a. Describe widesign?			1 1				2.4	[4]		
		• Aı	ny 4 Popula	rity of Verilog	HD	L I mark e	acn- Total 4	IVI			
	b. With a neat	_		omponents of of Verilog HDL N		•	odule.		[6]		

6

a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift_reg*. Include the list of ports and port declarations. You do not need to show the internals. **2M**

[6]



- 1. Declare a top-level module *stimulus*. Define *REG_IN* (4 bit) and CLK (1 bit) as reg register variables and *REG_OUT* (4 bit) as wire. Instantiate the module *shift_reg* and call it *srl*. Connect the ports by ordered list. **2M**
- 2. Connect the ports in Step 4 by name. 2M

b. Briefly Explain the trends in HDLs?

[4]

4 Points on Trends and Explain 4M

	1.	Design and write a 4-bit Ripple Carry Counter(RCC) HDL top level module and test bench/stimulus block for the same top level module
•	•	Program For 4-bit ripple counter top level with necessary comments -5M

Code for 4-bit Ripple Casey Using T-ff Lode for 4-bit Ripple Casey Using T-ff designed intrien Using Module Ripple-casey (or, CIK, reset); output [3:0] 9; input Cik, reset; T.ff dffo(q, Eo], clk, reset); T-ff \$\dag{4}(\overlip{1},\overlip{1},\overlip{1},\overlip{1},\overlip{1},\overlip{1},\overlip{1},\overlip{1}} I-ff tff2 (q(2), q(1), reset); tff3 (q[3], q[2], reset); 9/52] 9/3] qsij 9[0] endmodule of qsz A qsij 9/3 TINI Lffz bffi HP3 tiffo 9[0] dffo defo dffo


Reset

Tef H& (9[2], 9[1], suset); Tet 41 3 (9[3], 9[2], sust); Strex stimulus block module stilx; steg clk, scenet; wieu [3:0] (y) supplied ci (q, clk, reset); initial clk = 1 60; always #5 clk= ~clk; initial begin queset = 1'b1; #10 reset = 1'60; #180 genet = 11b1; \$ finish end initial Immonitor (\$ time, " 0/p 9=2d", 9);

endniodule

[•] test bench/stimulus block for the top level module with necessary comments -5

- •
- 2. Design and write a 4-bit ripple carry adder HDL top level module and test bench /stimulus block for the same top level module.
- Program For 4-bit ripple carry adder top level with necessary comments -5M




Test bench/stimulus block for the top level module with necessary comments -5M

Example 5-9 Stimulus for 4-bit Ripple Carry Full Adder

```
// Define the stimulus (top level module)
module stimulus;
// Set up variables
reg [3:0] A, B;
reg C_IN;
wire [3:0] SUM;
wire C_OUT;
// Instantiate the 4-bit full adder. call it FAl_4 fulladd4 FAl_4(SUM, C_OUT, A, B, C_IN);
// Set up the monitoring for the signal values
initial
begin
  $\text{fmonitor}(\psi\text{time}, " A= \text{\text{$b}}, B=\text{\text{$b}}, C_IN= \text{\text{$b}}, --- C_OUT= \text{\text{$b}}, SUM= \text{\text{$b}}\n", A, B, C_IN, C_OUT, SUM};
// Stimulate inputs
initial
begin
  A = 4'd0; B = 4'd0; C IN = 1'b0;
  #5 A = 4'd3; B = 4'd4;
  #5 A = 4'd2; B = 4'd5;
  #5 A = 4'd9; B = 4'd9;
  #5 A = 4'd10; B = 4'd15;
  #5 A = 4'd10; B = 4'd5; C_IN = 1'b1;
end
endmodule
The output of the simulation is shown below.
```

```
O A= 0000, B=0000, C_IN= 0, --- C_OUT= 0, SUM= 0000 5 A= 0011, B=0100, C_IN= 0, --- C_OUT= 0, SUM= 0111 10 A= 0010, B=0101, C_IN= 0, --- C_OUT= 0, SUM= 0111 15 A= 1001, B=1001, C_IN= 0, --- C_OUT= 1, SUM= 0010
```

- 3. Explain the typical VLSI IC design flow with the help of flow chart.
- VLSI IC design flow diagram 6M
- Explanation 4M



The Holdesception is Functionally 4> Very ed & Tested Using Tool (Simulation). Until this step the design flow is said to be design Independent of Technology/ Technology - 45nm/90nm/180nm. device device - FPGA/Acir The fuether on process / design flow is process dependent on Technology. 5) Synthesis Sunthesis: 15 a Process of Converting The How desception along with required Libeary (built in modules to Grate level netlish Synthesis does: Holdesce uphon

Libeacy

Libeacy

Macero

Cell.

Translated


P

Cell.


Rynthein

Tool Ryntheing Tool
A gate level.
Nettist


6) Gate level nehlist (obtained feom - is the file that "obtained feom Synthesis. - Its an Encepted file of the design that will be Given to the fabricates Industry Therefication & Tushing can be carried out based on the Technology device . Until this we can consider the design as Front- end design flow 8) The next back end design is
Planning The Gate level nether is
He upul- to the Automate
Placing Place, Route and
Routing Geate layout. DRC (Deeign Rule 9> Layout 107 Layout beergrations = LNS (Layout V/s 107 Layout beergrations = ERC Schematic (Then the layout is Electeical Very ed and fabercated on Rule Chede (power & Gnd Connection chip) Capacitive loads



A typical design flow for designing VLSI IC circuits is shown in Figure 1-1. Unshaded blocks show the level of design representation; shaded blocks show processes in the design flow.



- 4. What are the components of SR latch? Write Verilog HDL module of SR latch along with the test bench/stimulus block?
 - components of SR latch—2M
 - Verilog HDL module of SR latch with necessary comments —3M
 - test bench/stimulus block with necessary comments ---5M



Module stimulus-ex & Name of stimulus module 11 de lace wires or seg (o/pof o/pof structu design 1/p to design wire ar, quae; reg n-set, nuset; Il Instantion of the design module SRI (a, abae, n-set, n-seset); 1 Behavioural Block. Inihal III begin \$monitoe (\$hme , "Set = % b Freset = 1.6 q= %! n-Set, niceset, q); Set =0; rusel=0; \$70 reset=1; reset=0 #10 Net =1 end no dule.

[4] 5 a. Describe why Verilog HDL has evolved as popular HDL in digital circuit Any 4 Popularity of Verilog HDL 1 mark each- Total 4M * Verilog HDL I'ma general - purpose hardware descript language . i'e Easy to learn and Easy to use . * Syntax is Rimilar to the 'l' programming, where designer's costo 'c' programming Experience Will find it Easy to learn Verileg HDL. * Verilog HOL allows different levels of abstraction to be mixed in the bame model but as buitch level, gate level, RTL or Behavioral Code. * Designer need to learn only one language for stimulus and hierarchial design * Most of the logic byotheris Lools Support Veril HDL. This make it the language of choice for designe r The programming Language interface (PLI) i'm a powerfu feature that allows the User to Write Custom 'c' Code to interact with the internal data Structure of Venleg.

b. With a neat diagram discuss the components of Verilog HDL module.

[6]

- Components of Verilog HDL Module 3M
- Expalantion 3M

Page

A module in Verilog consists of distinct parts, as shown in Figure A module definition always begins with the keyword module. The module name, port list, port declarations, and optional parameters must come first in a module definition. Port list and port declarations are present only if the module has any ports to interact with the external environment. The five components within a module are: variable declarations, dataflow statements, instantiation of lower modules, behavioral blocks, and tasks or functions. These components can

be in any order and at any place in the module definition. The endmodule statement must always come last in a module definition. All components except module, module name, and endmodule are optional and can be mixed and matched as per design needs. Verilog allows multiple modules to be defined in a single file. The modules can be defined in any order in the file.

Module Name,
Port List, Port Declarations (if ports present)
Parameters (optional),

Declarations of wires,
regs and other variables


Instantiation of lower
level modules

always and initial blocks.
All behavioral statements
go in these blocks.

Tasks and functions

endmodule statement

a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift_reg*. Include the list of ports and port declarations. You do not need to show the internals.2m



6

- 1. Declare a top-level module *stimulus*. Define *REG_IN* (4 bit) and CLK (1 bit) as reg register variables and *REG_OUT* (4 bit) as wire. Instantiate the module *shift_reg* and call it *srl*. 2m
- 2. Connect the ports in Step 4 by name.2m
- a. module shift_reg(reg_out, reg_in,clk); input [3:0] reg_in;

```
input clk;
       output reg_out;
       ......
       .....
       endmodulec
1 Declare a top-level module stimulus. Define REG_IN (4 bit) and CLK (1 bit) as reg register variables
and REG_OUT (4 bit) as wire. Instantiate the module shift_reg and call it srl. 2m
       module stimulus;
       reg [3:0] REG_IN;
       reg CLK;
       wire REG_OUT;
       shift_reg srl (REG_OUT, REG_IN,CLK);
       ......
       endmodule
2. Connect the ports in Step 4 by name. 2m
       module stimulus;
       reg [3:0] REG_IN;
       reg CLK;
       wire REG_OUT;
       shift_reg srl (.reg_out (REG_OUT), .reg_in (REG_IN),.clk(CLK));
       endmodule
```

- b. Briefly Explain the trends in HDLs?
- Points on Trends and Explain 4M

```
* The most popular trend Currently is to design Prz

HDL at an RTL level, because logic synthesis tools

Con Create gate-level netlists from RTL level

design. Today, RTL design Continues to be Very Popular.

* Venilog HDL is also being Constantly Enhanced.

to meet the needs of new Ventication methodologies.

* Then formal Ventication and assertion Cheucing

techniques have limeraged.

Formal Ventication applies formal mathematical techniques

to Venty the Correctness of Venilog HDL descriptions.

and to Establish Equivalency between RTL and.

gate-level netlists.
```

* New Ventication languages have also govined rapid, acceptance. These languages Combine the parallelism and hardware Constructs from HDI's with the Object Oriented nature of C++.

For Very high-speed and timing - critical Cruits like micro processors, the gate level net list provided by legic synthesis tools is not Optimal. In buch cases, designers often mix gate-level description directly into the RIL description to achieve optimum results.

* Another technique that is used for System - level. design is a resisted bottom - up methodology where the designers use lither Estimating Verilog HEL modules, basic building blocks or Vendor-Supplied (ore blocks to quitally bring up their System so imulation.

This is done to reduce development (out so and composus design schedules.