

USN 

--	--	--	--	--	--	--	--	--	--



Internal Assessment Test 1 – Sept. 2019

Scheme of Evaluation

CMR Institute of Technology, Bangalore			
Department(s): Telecommunication Engineering			
Semester: 05	<b>Section(s): TCE &amp; ECE B</b>	Lectures/week: 04	
Subject: Verilog HDL		Code: 17EC53	
<b>Course Instructor(s): prof.Sophiya Susan S/prof.Sunil Kuamr H/Prof.Monika Singh.Prof.Jyoti M R</b>			
Course duration: 01 Aug. 2019– 25Nov. 2019			
Course Site: <a href="https://sites.google.com/a/cmrit.ac.in/sophiya-susan/home/courses">https://sites.google.com/a/cmrit.ac.in/sophiya-susan/home/courses</a>			


Sub:	Verilog HDL	Sub Code:	17EC53	Branch:	ECE/TCE		
Date:	7/9/2019	Duration:	90 min's	Max Marks:	50		
Sem / Sec:	V		OBE				
Answer any FIVE FULL Questions					MARKS	CO	RBT
1	Design and write a 4-bit Ripple Carry Counter(RCC) HDL top level module and test bench/stimulus block for the same top level module	[10]					
	<ul style="list-style-type: none"> <li>• <b>Program For 4-bit ripple counter top level with necessary comments -5M</b></li> <li>• <b>test bench/stimulus block for the top level module with necessary comments - 5M</b></li> </ul>						
2	Write a 4-bit ripple carry adder top level module and test bench /stimulus block for the top level module.	[10]					
	<ul style="list-style-type: none"> <li>• <b>Program For 4-bit ripple carry adder top level with necessary comments -5M</b></li> <li>• <b>test bench/stimulus block for the top level module with necessary comments - 5M</b></li> </ul>						
3	Explain the typical VLSI IC design flow with the help of flow chart.	[10]					
	<ul style="list-style-type: none"> <li>• VLSI IC design flow diagram <b>6M</b></li> <li>• Explanation <b>4M</b></li> </ul>						
4	What are the components of SR latch? Write Verilog HDL module of SR latch along with the test bench/stimulus block?	[10]					
	<ul style="list-style-type: none"> <li>• components of SR latch—<b>2M</b></li> <li>• Verilog HDL module of SR latch <b>with necessary comments</b> —3M</li> <li>• test bench/stimulus block <b>with necessary comments</b> ---5M</li> </ul>						
5	a. Describe why Verilog HDL has evolved as popular HDL in digital circuit design?	[4]					
	<ul style="list-style-type: none"> <li>• <b>Any 4 Popularity of Verilog HDL 1 mark each- Total 4M</b></li> </ul>						
	b. With a neat diagram discuss the components of Verilog HDL module.	[6]					
	<ul style="list-style-type: none"> <li>• Components of Verilog HDL Module – <b>3M</b></li> </ul>						

- Explanantion **3M**

--	--

- 6 a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift\_reg*. Include the list of ports and port declarations. You do not need to show the internals. **2M**

[6]



1. Declare a top-level module *stimulus*. Define *REG\_IN* (4 bit) and *CLK* (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl*. Connect the ports by ordered list. **2M**
2. Connect the ports in Step 4 by name. **2M**

- b. Briefly Explain the trends in HDLs?

[4]

- 4 Points on Trends and Explain **4M**


1. Design and write a 4-bit Ripple Carry Counter(RCC) HDL top level module and test bench/stimulus block for the same top level module

- **Program For 4-bit ripple counter top level with necessary comments -5M**

Code for 4-bit Ripple Carry Using T-ff  
designed in Verilog Using d-ff & NOT.

(12)

```
Module Ripple_carry ( q, clk, reset);
```

```
output [3:0] q;
```

```
input clk, reset;
```


```
T-ff dff0(q[0], clk, reset);
```

```
T-ff dff1(q[1], q[0], reset);
```

```
T-ff dff2(q[2], q[1], reset);
```

```
T-ff dff3(q[3], q[2], reset);
```

```
endmodule
```




T\_ff tff 2 (q[2], q[1], reset);

T\_ff tff 3 (q[3], q[2], reset);

stimulus block


```
module sti_ex;  
  reg clk, reset;  
  wire [3:0] q;  
  ruffler = 0 c1(q, clk, reset);  
  initial  
    clk = 1'b0;  
  
  always  
    #5 clk = ~clk;  
  initial  
    begin  
      reset = 1'b1;  
      #10 reset = 1'b0;  
      #180 reset = 1'b1;  
      $ finish  
    end  
  initial  
    $monitor ($ time, " o/p q = %d ", q);  
endmodule
```



- test bench/stimulus block for the top level module with necessary comments -5

2. Design and write a 4-bit ripple carry adder HDL top level module and test bench /stimulus block for the same top level module.

- Program For 4-bit ripple carry adder top level with necessary comments -5M



- Test bench/stimulus block for the top level module with necessary comments -5M

### Example 5-9 Stimulus for 4-bit Ripple Carry Full Adder

```
// Define the stimulus (top level module)
module stimulus;

// Set up variables
reg [3:0] A, B;
reg C_IN;
wire [3:0] SUM;
wire C_OUT;

// Instantiate the 4-bit full adder. call it FA1_4
fulladd4 FA1_4(SUM, C_OUT, A, B, C_IN);

// Set up the monitoring for the signal values
initial
begin
    $monitor($time," A= %b, B=%b, C_IN= %b, --- C_OUT= %b, SUM= %b\n",
            A, B, C_IN, C_OUT, SUM);
end

// Stimulate inputs
initial
begin
    A = 4'd0; B = 4'd0; C_IN = 1'b0;

    #5 A = 4'd3; B = 4'd4;

    #5 A = 4'd2; B = 4'd5;

    #5 A = 4'd9; B = 4'd9;

    #5 A = 4'd10; B = 4'd15;

    #5 A = 4'd10; B = 4'd5; C_IN = 1'b1;
end

endmodule
```

The output of the simulation is shown below.

```
0 A= 0000, B=0000, C_IN= 0, --- C_OUT= 0, SUM= 0000
5 A= 0011, B=0100, C_IN= 0, --- C_OUT= 0, SUM= 0111
10 A= 0010, B=0101, C_IN= 0, --- C_OUT= 0, SUM= 0111
15 A= 1001, B=1001, C_IN= 0, --- C_OUT= 1, SUM= 0010
```

3.Explain the typical VLSI IC design flow with the help of flow chart.

- VLSI IC design flow diagram **6M**
- Explanation **4M**



# VLSI DESIGN Flow.


1) Design Specification: Requirements / demands of Customers

2) Behavioural Description: Architects need not think about how they are implemented in the Ckts. Its either an algorithm or the plans of the requirements.


$$a = (b * c) + d$$

3) RTL Description Register Transfer Logic

- How description  
Write the How description Using any description model.  
(Behavioural level / Gate level / data flow).



In terms of Register







The HDL description is functionally  
 4) Verified & Tested Using Tool  
 (Simulation).

Until this step the design flow is said to be design Independent of Technology/  
 device

Technology - 45nm/90nm/180nm...  
 Device - FPGA/ASIC


5) Synthesis

The further on process/design flow is process dependent on Technology.

Synthesis: is a process of converting the HDL description along with required library/built-in modules to Gate level netlist

Synthesis does:

TOM: Translate, optimize & map.





6) Gate level netlist (.bit file)  
- is the file that is obtained from Synthesis.

- Its an Encrypted file of the design that will be Given to the fabricator Industry

7) Verification & Testing can be carried out based on the Technology/ device

Until this we can consider the design as Front-end design flow

8) The next back end design is  
Planning }  
Placing } The Gate level netlist is  
Routing } the input to the Automate  
place, Route and  
Create layout.

9) Layout

10) Layout verification

(Then the layout is Verified and fabricated on a chip)

DRC (Design Rule check)  
LVS (Layout v/s Schematic check)  
ERC


Electrical Rule check  
(power & Gnd Connection fanouts, slew Capacitive loads)




~~Typical data~~

## → TYPICAL DESIGN FLOW.

6



A typical design flow for designing VLSI IC circuits is shown in Figure 1-1. Unshaded blocks show the level of design representation; shaded blocks show processes in the design flow.





4. What are the components of SR latch? Write Verilog HDL module of SR latch along with the test bench/stimulus block?

- components of SR latch—2M
- Verilog HDL module of SR latch **with necessary comments** —3M
- test bench/stimulus block **with necessary comments** ---5M

x: SR-Latch

and nand when any i/p is 0 o/p is 1

S	R	Q	Q̄	
0	0	1	1	No change
0	1	1	0	1
1	0	0	1	0
1	1	0	0	Invalid state

// Use a module to Realise a SR-Latch Using Gate level.

---

```

module SR-ex (Q, Qbar, Sbar, Rbar);
input Sbar, Rbar;
output Q, Qbar;
// instantiation
nand n1 (Q, Sbar, Qbar);
nand n2 (Qbar, Rbar, Q);
endmodule
    
```

*Ilk in lute* nand n1 (Q, Sbar, Qbar);  
*Instantiation* nand n2 (Qbar, Rbar, Q);  
*Instantiation*

□ → B

Module stimulus-ex // Name of stimulus module  
 // details wires or reg (15)  
 ↓ ↓  
 o/p of design o/p of stimulus  
 i/p to design module

wire a, qbae;

reg n-set, nreset;

// Instantiation of the design module

SR-ex SR1 (a, qbae, n-set, n-reset);

// Behavioural Block.

Initial

begin

#monitor (\$time, n-set = %b, n-reset = %b, q = %b  
 n-set, n-reset, q);

set = 0; nreset = 0;

#10 nreset = 1;

#10 nreset = 0

#10 set = 1

end

endmodule

5 a. Describe why Verilog HDL has evolved as popular HDL in digital circuit design? [4]

**Any 4 Popularity of Verilog HDL 1 mark each- Total 4M**

\* Verilog HDL is a general-purpose hardware description language, i.e. Easy to learn and Easy to use.

\* Syntax is similar to the 'C' programming, where designer's with 'C' programming Experience will find it Easy to learn Verilog HDL.

\* Verilog HDL allows different levels of abstraction to be mixed in the same model, such as switch level, gate level, RTL or Behavioral code.

\* Designer need to learn Only one language for stimulus and hierarchical design.

\* Most of the logic synthesis tools support Verilog HDL. This make it the language of choice for design.

\* The programming Language Interface (PLI) is a powerful feature that allows the user to write custom 'C' code to interact with the internal data structure of Verilog.


b. With a neat diagram discuss the components of Verilog HDL module.

[6]

- Components of Verilog HDL Module – **3M**
- Explanantion **3M**


A module in Verilog consists of distinct parts, as shown in [Figure](#) A module definition always begins with the keyword module. The module name, port list, port declarations, and optional parameters must come first in a module definition. Port list and port declarations are present only if the module has any ports to interact with the external environment. The five components within a module are: variable declarations, dataflow statements, instantiation of lower modules, behavioral blocks, and tasks or functions. These components can

be in any order and at any place in the module definition. The endmodule statement must always come last in a module definition. All components except module, module name, and endmodule are optional and can be mixed and matched as per design needs. Verilog allows multiple modules to be defined in a single file. The modules can be defined in any order in the file.



6

- a. A 4-bit parallel shift register has I/O pins as shown in the figure below. Write the module definition for this module *shift\_reg*. Include the list of ports and port declarations. You do not need to show the internals. 2m



1. Declare a top-level module *stimulus*. Define *REG\_IN* (4 bit) and *CLK* (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl*. 2m
2. Connect the ports in Step 4 by name. 2m

- a. 

```
module shift_reg(reg_out, reg_in, clk);
  input [3:0] reg_in;
```

```

input clk;
output reg_out;
.....
.....
endmodulec

```

1 Declare a top-level module *stimulus*. Define *REG\_IN* (4 bit) and *CLK* (1 bit) as reg register variables and *REG\_OUT* (4 bit) as wire. Instantiate the module *shift\_reg* and call it *srl*. **2m**

```

module stimulus;
reg [3:0] REG_IN;
reg CLK;
wire REG_OUT;
shift_reg srl (REG_OUT, REG_IN,CLK);

.....
endmodule

```

2. Connect the ports in Step 4 by name. **2m**

```

module stimulus;
reg [3:0] REG_IN;
reg CLK;
wire REG_OUT;
shift_reg srl (.reg_out (REG_OUT), .reg_in (REG_IN),.clk(CLK));

.....
endmodule

```

b. Briefly Explain the trends in HDLs?

- Points on Trends and Explain **4M**

### Trends in HDL's

- \* The most popular trend Currently is to design R2 HDL at an RTL level, because logic synthesis tools can create gate-level netlists from RTL level designs. Today, RTL design continues to be very popular.
- \* Verilog HDL is also being constantly enhanced to meet the needs of new verification methodologies.
- \* Then formal verification and assertion checking techniques have emerged.
- \* Formal verification applies formal mathematical techniques to verify the correctness of Verilog HDL descriptions and to establish equivalency between RTL and gate-level netlists.

\* New Verification Languages have also gained rapid acceptance. These languages combine the parallelism and hardware constructs from HDL's with the Object Oriented nature of C++.

\* For very high-speed and timing-critical circuits like microprocessors, the gate level netlist provided by logic synthesis tools is not optimal. In such cases, designers often mix gate-level description directly into the RTL description to achieve optimum results.

\* Another technique that is used for system-level design is a mixed bottom-up methodology where the designers use either existing Verilog HDL modules, basic building blocks, or vendor-supplied core blocks to quickly bring up their system simulation. This is done to reduce development costs and compress design schedules.