

Internal Assessment Test 3 – Nov. 2019

Note that for procedural assignments to registers, if the right-hand side has more bits than the register variable, the right-hand side is truncated to match the width of the register variable. The least significant bits are selected and the most significant bits are discarded. If the right-hand side has fewer bits, zeros are filled in the most significant bits of the register variable.

Nonblocking Assignments

```
Nonblocking assignments allow scheduling of assignments without blocking 
execution of the statements that follow in a sequential block. A \leq operator is used
to specify 
nonblocking assignments. Note that this operator has the same symbol as a 
relational operator, less than equal to. The operator \leq is interpreted as a relational
operator in an expression and as an assignment operator in the context of a 
nonblocking assignment. To illustrate the behavior of nonblocking statements and 
its difference from blocking 
reg x, y, z; 
reg [15:0] reg a, reg b;
integer count; 
//All behavioral statements must be inside an initial or 
always block 
initial 
begin 
x = 0; y = 1; z = 1; //Scalar assignments
count = 0; //Assignment to integer variables
reg a = 16'b0; reg b = reg a; //Initialize vectors
reg a[2] \leq #15 1'b1; //Bit select assignment with delay
reg b[15:13] \leq #10 {x, y, z}; //Assign result of
concatenation 
//to part select of a vector 
count \leq count + 1; //Assignment to an integer
(increment) 
end 
      In this example, the statements x = 0 through reg b = reg a
```


```
buf b1(OUT1, IN); 
not n1(OUT1, IN); 
buf b1 2out(OUT1, OUT2, IN);
not (OUT1, IN); // legal gate instantiation 
The truth tables for these gates are very simple. Truth tables for gates with one input
and one output are
```


Bufif/notif:

Gates with an additional control signal on buf and not gates are also available: bufif1, notif1, bufif0, notif0.

These gates propagate only if their control signal is asserted. They propagate z if their

control signal is deasserted:

out

The truth tables for these gates are

Stimulus for Multiplexer

```
module stimulus; 
    reg IN0, IN1, IN2, IN3; 
    reg S1, S0; 
    wire OUTPUT; 
    mux4 to 1 mymux(OUTPUT, IN0, IN1, IN2, IN3, S1, S0);
    initial 
    begin 
    IN0 = 1; IN1 = 0; IN2 = 1; IN3 = 0;#1 $display("IN0= %b, IN1= %b, IN2= %b, IN3= 
    %b\n",IN0,IN1,IN2,IN3); 
    S1 = 0; S0 = 0;#1 $display("S1 = %b, S0 = %b, OUTPUT = %b \n", S1, S0,
    OUTPUT); 
    S1 = 0; S0 = 1;#1 $display("S1 = %b, S0 = %b, OUTPUT = %b \n", S1, S0,
    OUTPUT); 
    S1 = 1; S0 = 0;#1 $display("S1 = %b, S0 = %b, OUTPUT = %b \n", S1, S0,
    OUTPUT); 
    S1 = 1; S0 = 1;#1 $display("S1 = %b, S0 = %b, OUTPUT = %b \n", S1, S0,
    OUTPUT); 
    end 
    endmodule 
7. A full subtractor has three l-bit inputs x, y, and z (previous borrow) and two 1-
    bit outputs D (difference) and B (borrow). The logic equations for D and B are 
    as follows: 
     D = x'.y'.z + x'.y.z' + x.y'.z' + x.y.zB = x'.y + x'.z + y.zWrite the full Verilog description for the full subtractor module using data-
    flow modeling, including I/0 ports (Remember that + in logic equations
    corresponds to a logical 'or' operator ( | ) in dataflow). Instantiate the 
    subtractor inside a stimulus block and test all eight possible combinations of x,
    y, and z. 
    module full subtractor(output B, D, input x, y, z);
    assign D = (\sim x \& \sim y \& z) | (\sim x \& y \& \sim z) | (x \& \sim y \& \sim z) | (x \& y \& z);assign B = (\sim x \& y) | (\sim x \& z) | (y \& z);endmodule 
    Stimulus:
```

```
module stimulus; 
reg x, y; 
reg z; 
wire D, B; 
full subtractor FS (B, D, x, y, z);initial 
begin [10]
```
 $CO3$ L₃

```
$monitor($time," x= %b, y=%b, z= %b, --- B= %b, D=
     \delta b \n\langle n'', x, y, z, B, D \rangle;end 
     initial 
    begin 
     x = 0; y = 0; z = 0;#5 x = 0; y = 0; z = 1;
     #5 x = 0; y = 1; z = 0;
     #5 x = 0; y = 1; z = 1;#5 x = 1; y = 0; z = 0;
     #5 x = 1; y = 0; z = 1;
     #5 x = 1; y = 1; z = 0;
     #5 x = 1; y = 1; z = 1;
     end 
     endmodule
8. With syntax explain conditional, branching and loop statements available in 
     Verilog HDL behavioral description. 
     Conditional statements are used for making decisions based upon certain conditions.
     These conditions are used to decide whether or not a statement should be executed. 
     Formal Syntax Definition. 
     //Type 1 conditional statement. No else statement. 
     //Statement executes or does not execute. 
     if (<expression>) true statement ;
     //Type 2 conditional statement. One else statement 
     //Either true_statement or false_statement is evaluated 
     if (<expression>) true statement ; else false statement
     ; 
     //Type 3 conditional statement. Nested if-else-if. 
     //Choice of multiple statements. Only one is executed. 
     if (<expression1>) true statement1 ;
     else if (<expression2>) true statement2 ;
     else if (<expression3>) true statement3 ;
     else default statement ;
     Conditional Statement Examples 
     //Type 1 statements 
     if(!lock) buffer = data; 
     if(enable) out = in;
     //Type 2 statements 
     if (number_queued < MAX_Q_DEPTH) 
     begin 
     data queue = data;
     number queued = number queued + 1;
     end 
     else 
     $display("Queue Full. Try again"); 
     //Type 3 statements 
     //Execute statements based on ALU control signal. 
     if (alu control == 0) [10]
                                                                           CO3 L1
```

```
y = x + z;else if(alu control == 1)y = x - z;else if(alu control == 2)y = x * z;else 
$display("Invalid ALU control signal");
```
Multiway Branching

The keywords case, endcase, and default are used in the case statement..

```
case (expression) 
alternative1: statement1; 
alternative2: statement2; 
alternative3: statement3; 
... 
... 
default: default statement;
endcase
```
Each of statement1, statement2, default statement can be a single statement or a block

of multiple statements. A block of multiple statements must be grouped by keywords

begin and end. The expression is compared to the alternatives in the order they are written. For the first alternative that matches, the corresponding statement or block is

executed. If none of the alternatives matches, the default statement is executed. reg [1:0] alu control;

```
... 
... 
case (alu_control) 
2' d0 : y = x + z;
2'd1 : y = x - z;2'd2 : y = x * z;default : $display("Invalid ALU control signal"); 
endcase
```
There are two variations of the case statement. They are denoted by keywords, casex and

casez.

• casez treats all z values in the case alternatives or the case expression as don't cares. All bit positions with z can also represented by '?' in that position. • casex treats all x and z values in the case item or the case expression as don't cares.

Loops

While Loop

The keyword while is used to specify this loop. The while loop executes until the while expression is not true. If the loop is entered when the while-expression is not true, the loop is not executed at all.

integer count;

```
initial 
begin 
count = 0;while (count < 128) //Execute loop till count is 127. 
//exit at count 128 
begin 
\daggerdisplay("Count = \daggerd", count);
count = count + 1;
end 
end
```
For Loop

The keyword for is used to specify this loop. The for loop contains three parts: • An initial condition

• A check to see if the terminating condition is true

```
• A procedural assignment to change value of the control variable 
integer count; 
initial 
for ( count=0; count < 128; count = count + 1)
\daggerdisplay("Count = \daggerd", count);
```
The initialization condition and the incrementing procedural assignment are included in the for loop and do not need to be specified separately. Thus, the for loop provides a more compact loop structure than the while loop. Note, however, that the while loop is more general-purpose than the for loop. The for loop cannot be used in place of the while loop in all situations.

Repeat Loop

The keyword repeat is used for this loop. The repeat construct executes the loop a fixed number of times.

```
integer count; 
initial 
begin 
count = 0;repeat(128) 
begin 
$display("Count = %d", count); 
count = count + 1;
end 
end
```
Forever loop

The keyword forever is used to express this loop. The loop does not contain any expression and executes forever until the \$finish task is encountered.

```
reg clock; 
initial 
begin 
\texttt{clock} = 1'b0:forever #10 clock = \simclock; //Clock with period of 20
units 
end
```