CMR Institute of Technology, Bangalore			STANS YEARS * .
Department(s): Electronics and Communication Engineering			
Semester: III	Section(s): C,D,E	IAT-3	CMRIT
Subject: Electronic Devices		Code: 18EC33	* CMR INSTITUTE OF TECHNOLOGY, BENGALURU. ACCREDITED WITH A+ GRADE BY NAAC
Course Instructor(s): Jagrati Gupta			
Course duration: Aug 2020 – Dec 2020			

ELECTRONIC DEVICES (18EC33)

IAT-3 SCHEME AND SOLUTION Q-1 MCQ's. --CO3 AND CO4_L2 1. Which of the following is not an advantages of IC. Ans. Usage of long connecting wires (interconnects) 2. ______ is a set of electronic circuits on one small flat piece of Si semiconductor material. Ans. Monolithic IC 3. "Integration density gets almost doubled in every two years"-this statement is based on which law Ans. Moore's law 4. In N- channel enhancement MOSFET which type (polarity) of gate voltage is applied to create the channel. Ans. positive voltage and greater than Threshold voltage 5. For a p type MOS capacitor, if the Gate voltage is negative, then the energy bands bends Ans. Upwards 6. What are the modes of operation of MOS Capacitor Ans. All of the above 7. If Vds=Vds(sat), the drain current Ans. Remains constant 8. In small signal equivalent model of MOSFET, where Source resistance rs is considered then the effective transconductance Ans. Decreases compared to the case when there is no source resistance in small signal model

9. Anisotropic etchant

Ans. Only Vertically

10. What is the general sequence in PN Junction fabrication

Ans. (a) Develop oxide on Si (b) Apply photoresist (c) Photolithography (d) Etching of unwanted oxide

Q-2 Draw and explain the operation and I-V characteristics of n channel PNJFET for different biasing voltages. [10 Marks]- CO4_L2 Ans-2

(1) n-chamel JFFT is applied o V at gate.

If a small +ve drain voltage is applied, a current Is flow between source and drain terminals.

N-channel is a resistance, so, for small vos s Is 1°s linear. (fig. 2 (a)).


(2) when VGs = -vetri)the gate to channel P-n junction gets several kinead.


Lo Space charge region widens = channel gets narrower.

Stope of Is ve Vos curve decrease now. (fig. 2(b))

(3) When VGs = -ve (-ve) and eve to more negative than VI.

Or R.B gate to channel space charge region lompletely fills the channel. This condition is pinch-off.





→ 41 drain voltage 1 further, (fig 3cc), channel gets
finced off, at the drain terminal.

→ Any further 1 in Vos will not increase drain current.

→ The drain voltage at plush-off is refused as

Vos(sat).


→ For Vos> Vos(sat) > the transister is raid to be
in raturation and Is becomes independent of Vos.


Q-3 (a) Explain the MOS structure with the aid of parallel plate capacitor. [6 Marks] CO4_L2 (b) Explain Low pressure CVD. [4 Marks] CO3_L2 Ans-3(a)

MOSFET - Two Terminal Mos structure MOSFET - Metal Oxide Semiconductor Field Effect Transiston. Energy Band Diagrams MOS structure in explained using -> The physics of single farallel plate capacitor. (Fig. 1) > Fig. 26) Shows a farallel plate capacitor with top respect to bottom plate plate at -ve voltage with s furulator (oxlde) Semiconductor Substrate Fig 1: Basic Mos Capacitos structure. E TEF (Accumulation of holes leya of Fig2(-6) MOS Capacitor Fig 2 (a): Parallel Plate Capacitor Showing E.F and conductor charges Frec) Mos capacitor with regate with an accumulation -> An insulator material separates the two plates, -> With this bias, -ve charge exists on the top plate and a +ve charge exists on bottom plate, and an FoF Bs induced between the two plates.

capacitance per unit area for this geometry is
Capaciti of insulator
C = E - D & = Permittivity of the furty Blates
c'= E - O E = Permittivity of insulator d = distance between two plates
Le Porte Ca
-> charge per unit area on either petite.
-> charge To Size o'V - (2)
as capacitaire per unit
due being should charge or
White was a supplied to the su
where prime shows charge or capacitaire per unit ones. The Fig. 12 Fig. 15 Fi
-> F.F iA E-J
to finellate with
In Fig 2(6), if the E.F has to penetrate into the majority carrier holes would experience
anductor the majority continue
land toward the MOS interface
In Fig. 2(6), if the E°F has to finetrate into semiconductor, the majority carrier holes would experience a force toward the MOS interface. a force toward the MOS interface. Tig. 2(c) shows the equilibrium distribution of capacitor with the particular applied Whage.
- Fig. 2 (c) shows the equilibrium distribution of the particular applied Voltage. Charge in Mas capacitor with the particular applied Voltage. Charge in oxide—cemic—
- Fig. 2 (c) Live with the particular applied of
should in Mas
autation leyer of the wise charge
An accumulation leyer of those in the tre charge anductor junction corresponds to the tre charge on the softon place of MOS capacitor. On the softom place of MOS capacitor with applied
anductor junction of Mos capacitor.
on the softom place of
mos capacitor with applied
-> Fig 3(a) shows MOC capacitor with applied
a const on top metal plate and
-> +ve charge exist on top metal plate and
No.

the induced F.F is in the epposite direction. - If E.F penetrates the suniconductor, majority Courses holes experiences a force away from on oxider semiconductor interface. - As lives are fushed away from oxide semiconductor interfoce, -ve defore harge region because of fleed Ponized acceptor is ireated atoms. Ptype in MOS with charge from Andred Capacital with (b) Induced space charge eve gote bias -> Fig 4 (a) shows energy band diagram of Mos capacitor with p-type substrate. for the case when we voltage is applied to the top metal. othe valence edge is closer to the fermi level at the oxide-semiconductor interface than in bulk material showing the accumulation of holes







(b) **SiO2** films can also be formed by **low pressure (~100 mTorr)**2 chemical vapor deposition (LPCVD) or plasma enhanced CVD (PECVD).

The key differences are that thermal oxidation consumes Si from the substrate, and very high temperatures are required, whereas CVD of *SiO2* does not consume Si from the substrate and can be done at much lower temperatures.


The CVD process reacts a Si-containing gas such as *SiH4* with an oxygen-containing precursor, causing a chemical reaction, leading to the deposition of SiO2 on the substrate. LPCVD is also widely used to deposit other dielectrics such as *silicon nitride* (Si3N4), and polycrystalline or amorphous Si.



Q-4 Explain PN Junction fabrication process in detail with relevant diagrams. [10 Marks] CO3_L2 Ans.4



Q-5 Explain the working and I-V Characteristics of n channel enhancement type MOSFET with its circuit symbols. [10 Marks] CO4_L2 Ans-5



-> go is gown by [gd = W un |Qn)] - (2 where un = mobility of the et in investion layer 19, 1 = magnitude of inversion layer charge for -> 10m) is a function of Vac, the Mos transistor action is the modulation of channel conductance by gate voltage. -> channel conductance in tun determines Is. -> Fig. 2 shows In vs Vos curve for small Vos. -> When vas< VT, the ID =0. -> 16 Vas loccomes greater from V+, the channel inversion charge density encreases, = increases the channel V6 52>VF conductance. VGSKYT -> Fig. 3 (a) shows, basic MOS stencture for the case 1650 V. and applied small Vos. Fig2: To Vs Vos count for small Vos at -> the thickness of the invession three Voc voltages. layer shows the relative Chaye density. -> tig 26) shows, care for 1000 college increase Vos. >1/2 drain voltage increases, the voltage drop acrossthe oxide near drain terminal decreases.

- this implies that the induced inversion charge density near the drain also I. s Incremental conductance of channel at drain & meaning that slope of Iso vs Yos V. -> When Vos Proceases to the point where the fortential drop across the oxide at the drain is equal to Vt, the induced inversion charge density Px 3000 at the drain terminal, (as shown in fog. 3(c)). -> At this point incremental conductance at drain is zero, meaning that Slope of To Vs Vos=0. 1 V651>4 coulde · depletion 3 (a) IDVS VDS CURVE for a large small was P 1651 Frankl (invesion 3 (B) To 4 Ves conne for larger Vos value;

