

- 6 a. Explain the six basic cache optimization techniques. (10 Marks)
b. With a neat diagram, explain the hypothetical memory hierarchy. (10 Marks)
- 7 a. Explain the following advanced optimization of cache :
i) Compiler optimizations to reduce miss rate.
ii) Merging write buffer to reduce miss penalty.
iii) Critical word first and early restart to reduce miss penalty. (09 Marks)
b. Assume that the hit time of a two way set associative first level data cache is 1.1 times faster than a four – way set – associative cache of the same size. The miss falls from 0.049 to 0.044 for an 8kB data cache. Assume a hit is 1clock cycle and that the cache is the critical path for the clock. Assume that the miss penalty is 10 clock cycles to the L2 cache for the two way set associative cache and that the L2 cache does not miss, which has the faster average memory access time? (06 Marks)
c. Explain Internal organization of 64Mb DRAM. (05 Marks)
- 8 a. Explain in detail the hardware support for preserving exception behaviour during speculation. (10 Marks)
b. Explain hardware support for exposing parallelism for VLIW & EPIC. (10 Marks)
